aboutsummaryrefslogtreecommitdiff
path: root/riscv/mmu.cc
AgeCommit message (Expand)AuthorFilesLines
2024-01-24Use designated initiallizers to construct xlate_flags_t objectsrbuchner1-1/+1
2023-08-27report right pseudo-inst for guest PF caused for VS-stage addr transVed Shanbhogue1-8/+16
2023-08-27check g-stage write perm and set D bit in g-stage pte for vs-stage pte A/D up...Ved Shanbhogue1-0/+3
2023-08-14rename *envcfg.HADE to *envcfg.ADUEVed Shanbhogue1-2/+2
2023-07-13refactor: mcontrol/mcontrol6: extend check_triggers() with tval parameterYenHaoChen1-3/+3
2023-06-19mmu: support load/store longer than 64-bits.Gianluca Guida1-2/+15
2023-05-11Plumb in effective virtual bit to take_trigger_action()rbuchner1-8/+8
2023-05-11Add split_misaligned_access() to mem_access_info_trbuchner1-2/+2
2023-05-11Pass mem_access_info_t into walk()rbuchner1-3/+7
2023-05-11Use access_info within store_slow_path rather than xlate_flagsRyan Buchner1-1/+1
2023-05-11Use access_info.effective_virt when failed mmio_store (i.e. device detects ac...rbuchner1-1/+1
2023-05-11Adjust store_slow_path_intrapage to recieve a mem_access_info_t as inputRyan Buchner1-7/+9
2023-05-11Use access_info within load_slow_path rather than xlate_flagsRyan Buchner1-2/+2
2023-05-11Use access_info.effective_virt when failed mmio_load (i.e. device detects acc...rbuchner1-1/+1
2023-05-11Use access_info.effective_virt when access_fault due to non-reservable lrrbuchner1-1/+1
2023-05-11Adjust load_slow_path_intrapage to recieve a mem_access_info_t as inputRyan Buchner1-9/+11
2023-05-11Add structure (mem_access_info_t) for holding memory access informationRyan Buchner1-18/+10
2023-05-11Add is_special_access() to xlate_flags_trbuchner1-4/+4
2023-05-11Add xlate_flags_t structrbuchner1-17/+17
2023-05-11Rename RISCV_XLATE_VIRT to RISCV_XLATE_FORCED_VIRTRyan Buchner1-3/+3
2023-03-16Make MPRV logic consistent; factor it outAndrew Waterman1-2/+2
2023-03-04Don't issue misaligned or non-power-of-2 MMIO accessesScott Johnson1-7/+24
2023-01-27Use Svadu control bits to drive A/D updatesAaron Durbin1-2/+4
2023-01-04Respect --mmu-dirty flag instead of --enable-dirtyJerry Zhao1-16/+18
2023-01-03Respect --[no-]misaligned command-line flagAndrew Waterman1-8/+6
2023-01-03Merge pull request #1200 from riscv-software-src/mmio_pteAndrew Waterman1-18/+5
2023-01-03Pull pte load/store into methods of mmu_tJerry Zhao1-18/+5
2023-01-03Add method to probe which memory regions are reservableJerry Zhao1-4/+9
2023-01-03Specify addresses are physical for simif_t member functionsJerry Zhao1-11/+11
2022-12-23Add mmio_fetch to simif_t to distinguish between fetch/load for mmio accessesJerry Zhao1-1/+9
2022-12-15Add config.h includes directly to source files instead of relying on header c...Jerry Zhao1-0/+1
2022-12-15Rename memif_endianness_t to endianness_tJerry Zhao1-3/+3
2022-12-01Convert triggers::module_t::detect_memory_access_match to std::optionalScott Johnson1-5/+5
2022-12-01triggers: refactor: rename memory_access_match() to detect_memory_access_match()YenHaoChen1-1/+1
2022-11-30triggers: refactor: let action be part of match_result_tYenHaoChen1-4/+3
2022-11-30triggers: refactor: let match_result_t be a struct with fire and timing varia...YenHaoChen1-14/+11
2022-10-25Remove set_target_endianness | add --big-endian flagJerry Zhao1-2/+5
2022-10-19Remove require_alignment flag from loadsAndrew Waterman1-2/+2
2022-10-19Fix imprecise exception on LR to MMIO spaceAndrew Waterman1-1/+5
2022-10-19do memcpy only for actually_store in store_slow_path_intrapageWeiwei Li1-2/+4
2022-10-14In triggers, use optional<data> instead of {has_data, data}Andrew Waterman1-7/+7
2022-10-13Remove unused field matched_t::dataAndrew Waterman1-2/+2
2022-10-06Don't use reexecution as the means to implement trigger-afterAndrew Waterman1-1/+4
2022-10-06Fix endianness bug in fetch triggersAndrew Waterman1-2/+1
2022-10-06DRY in checking triggersAndrew Waterman1-26/+27
2022-10-06Move uncommon-case fetch functionality into fetch_slow_pathAndrew Waterman1-8/+24
2022-10-06Move all uncommon-case store functionality into store_slow_pathAndrew Waterman1-8/+35
2022-10-06Move all uncommon-case load functionality into load_slow_pathAndrew Waterman1-5/+32
2022-10-05Remove unused variable to fix buildAndrew Waterman1-1/+0
2022-10-05Merge pull request #1105 from YenHaoChen/pr-trigger-priorityAndrew Waterman1-8/+17
generated by cgit v1.1 at 2024-07-01 00:18:22 +0000