index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
mmu.cc
Age
Commit message (
Expand
)
Author
Files
Lines
12 hours
pointer masking: refactor: Use xlen to avoid sketchy, hardcoded number 64
YenHaoChen
1
-1
/
+2
2 days
pointer masking: Fix: Let transformed_addr of fetching be unchanged
YenHaoChen
1
-4
/
+5
14 days
Let MXR not affect implicit memory access for VS-stage address translation
YenHaoChen
1
-1
/
+1
2024-07-06
pointer masking: Implement hstatus.HUPMM (Flush TLB on changing hstatus.HUPMM)
YenHaoChen
1
-0
/
+4
2024-07-06
pointer masking: Implement [sh]envcfg.PMM
YenHaoChen
1
-0
/
+4
2024-07-06
pointer masking: Implement Smnpm (Flush TLB on changing *envcfg.PMM)
YenHaoChen
1
-0
/
+2
2024-07-06
pointer masking: Let HLVX.* instructions not subject to pointer masking
YenHaoChen
1
-3
/
+3
2024-07-06
pointer masking: Let pointer masking not apply when both MPRV and MXR are set
YenHaoChen
1
-1
/
+1
2024-07-06
refactor: Rename parameter addr to original_addr in store_slow_path()
YenHaoChen
1
-2
/
+2
2024-07-06
pointer masking: performance: Move pointer masking out of store fast path
YenHaoChen
1
-9
/
+11
2024-07-06
refactor: Rename parameter addr to original_addr in load_slow_path()
YenHaoChen
1
-2
/
+2
2024-07-06
pointer masking: performance: Move pointer masking out of load fast path
YenHaoChen
1
-13
/
+15
2024-07-06
pointer masking: Let load take into account pointer masking
YenHaoChen
1
-2
/
+22
2024-07-06
refactor: Move implementation of generate_access_info() to riscv/mmu.cc
YenHaoChen
1
-0
/
+19
2024-07-16
zicfiss: modify check condicton to loads to shadow-stack pages
Binno
1
-3
/
+4
2024-07-16
zicfiss: fix missed throw to store access fault of shadow stack page
Binno
1
-1
/
+1
2024-07-01
Loads to shadow-stack pages are allowed
Andrew Waterman
1
-1
/
+1
2024-04-29
add hlvx pmp protect to fix issue 1557
xinyuwang-sifive
1
-3
/
+3
2024-04-18
Add Zicfiss extension from CFI extension, v0.4.0
SuHsien Ho
1
-3
/
+26
2024-01-24
Use designated initiallizers to construct xlate_flags_t objects
rbuchner
1
-1
/
+1
2023-08-27
report right pseudo-inst for guest PF caused for VS-stage addr trans
Ved Shanbhogue
1
-8
/
+16
2023-08-27
check g-stage write perm and set D bit in g-stage pte for vs-stage pte A/D up...
Ved Shanbhogue
1
-0
/
+3
2023-08-14
rename *envcfg.HADE to *envcfg.ADUE
Ved Shanbhogue
1
-2
/
+2
2023-07-13
refactor: mcontrol/mcontrol6: extend check_triggers() with tval parameter
YenHaoChen
1
-3
/
+3
2023-06-19
mmu: support load/store longer than 64-bits.
Gianluca Guida
1
-2
/
+15
2023-05-11
Plumb in effective virtual bit to take_trigger_action()
rbuchner
1
-8
/
+8
2023-05-11
Add split_misaligned_access() to mem_access_info_t
rbuchner
1
-2
/
+2
2023-05-11
Pass mem_access_info_t into walk()
rbuchner
1
-3
/
+7
2023-05-11
Use access_info within store_slow_path rather than xlate_flags
Ryan Buchner
1
-1
/
+1
2023-05-11
Use access_info.effective_virt when failed mmio_store (i.e. device detects ac...
rbuchner
1
-1
/
+1
2023-05-11
Adjust store_slow_path_intrapage to recieve a mem_access_info_t as input
Ryan Buchner
1
-7
/
+9
2023-05-11
Use access_info within load_slow_path rather than xlate_flags
Ryan Buchner
1
-2
/
+2
2023-05-11
Use access_info.effective_virt when failed mmio_load (i.e. device detects acc...
rbuchner
1
-1
/
+1
2023-05-11
Use access_info.effective_virt when access_fault due to non-reservable lr
rbuchner
1
-1
/
+1
2023-05-11
Adjust load_slow_path_intrapage to recieve a mem_access_info_t as input
Ryan Buchner
1
-9
/
+11
2023-05-11
Add structure (mem_access_info_t) for holding memory access information
Ryan Buchner
1
-18
/
+10
2023-05-11
Add is_special_access() to xlate_flags_t
rbuchner
1
-4
/
+4
2023-05-11
Add xlate_flags_t struct
rbuchner
1
-17
/
+17
2023-05-11
Rename RISCV_XLATE_VIRT to RISCV_XLATE_FORCED_VIRT
Ryan Buchner
1
-3
/
+3
2023-03-16
Make MPRV logic consistent; factor it out
Andrew Waterman
1
-2
/
+2
2023-03-04
Don't issue misaligned or non-power-of-2 MMIO accesses
Scott Johnson
1
-7
/
+24
2023-01-27
Use Svadu control bits to drive A/D updates
Aaron Durbin
1
-2
/
+4
2023-01-04
Respect --mmu-dirty flag instead of --enable-dirty
Jerry Zhao
1
-16
/
+18
2023-01-03
Respect --[no-]misaligned command-line flag
Andrew Waterman
1
-8
/
+6
2023-01-03
Merge pull request #1200 from riscv-software-src/mmio_pte
Andrew Waterman
1
-18
/
+5
2023-01-03
Pull pte load/store into methods of mmu_t
Jerry Zhao
1
-18
/
+5
2023-01-03
Add method to probe which memory regions are reservable
Jerry Zhao
1
-4
/
+9
2023-01-03
Specify addresses are physical for simif_t member functions
Jerry Zhao
1
-11
/
+11
2022-12-23
Add mmio_fetch to simif_t to distinguish between fetch/load for mmio accesses
Jerry Zhao
1
-1
/
+9
2022-12-15
Add config.h includes directly to source files instead of relying on header c...
Jerry Zhao
1
-0
/
+1
[next]