index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
zvl_zve
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
7 months
dynamic
build: Dynamically link installed progs
Jerry Zhao
11 months
fix-bf16
Add f64_to_bf16; fix f32_to_bf16
Andrew Waterman
14 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
11 months
log-commits-faster
tmp
Andrew Waterman
7 months
master
Merge pull request #1702 from riscv-software-src/fix-1696
Andrew Waterman
2 hours
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
6 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
13 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
11 months
zvl_zve
Vector-fp instructions depend on zve, not F/D
Jerry Zhao
6 hours
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
21 months
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
5 years
Age
Commit message
Author
Files
Lines
2 hours
Merge pull request #1702 from riscv-software-src/fix-1696
HEAD
master
Andrew Waterman
1
-20
/
+20
5 hours
In isa_parser, move extensionology code before error-checking code
Andrew Waterman
1
-20
/
+20
8 hours
Merge pull request #1695 from riscv-software-src/bf16-ops
Andrew Waterman
10
-4
/
+443
10 hours
Merge pull request #1690 from riscv-software-src/fix-warnings
Jerry Zhao
2
-17
/
+17
2 days
Add several BF16 ops to SoftFloat
Andrew Waterman
10
-0
/
+435
3 days
Merge pull request #1694 from Du-Chao/master
Andrew Waterman
1
-1
/
+1
3 days
Add a prerequisite for building
Chao Du
1
-1
/
+1
3 days
Consistently order BF16 routines in Makefile and softfloat.h
Andrew Waterman
2
-4
/
+8
7 days
Merge pull request #1689 from riscv-software-src/rounding-mode-thread-local
Andrew Waterman
1
-2
/
+5
7 days
Make softfloat's rounding mode thread-local
Andrew Waterman
1
-2
/
+5
[...]