index
:
riscv-isa-manual.git
1437-update-generated-filenames-to-be-more-desciptive
1454-fix-merge-and-release-workflow
1532-lack-of-list-of-figures-tables
Sv57
Svinval
Svnapot
Svpbmt
antora-refactor
aswaterman-patch-1
atomics-wording-v2
bonzini-hpmdelta
cnop
convert2adoc_rvwmo
csr-wip
fix-adoc-IDs
hypervisor
kersten1-patch-3
latex
lrsc
main
misa-ztso
msip
mtime-optional
n-ext
pmp
ratified-priv-v1.11-sans-hypervisor-draft
sail-inclusion-example
sfence-asid
smpmpmt
svkt
tmp
trap
v20240411
virtual-memory
wfmi
zam
zfb
ztso-ratification
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
rv32.tex
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-20
Add Zihintntl hints to HINT Instruction tables
Tsukasa OI
1
-3
/
+10
2021-09-30
Improve description of FENCE.TSO
Andrew Waterman
1
-5
/
+4
2021-08-30
Revert "Replace "EEI" with "execution environment" (#723)"
Andrew Waterman
1
-19
/
+14
2021-08-28
Replace "EEI" with "execution environment" (#723)
John Hauser
1
-14
/
+19
2021-06-06
Clarifying FENCE operation behavior for external devices. (#657)
Krste Asanovic
1
-1
/
+18
2021-05-25
Use plural "base ISAs" rather than "base ISA" when appropriate
Andrew Waterman
1
-3
/
+3
2021-05-25
Fix capitalization of HINTs
Andrew Waterman
1
-1
/
+1
2021-02-11
Merge pull request #398 from riscv/pause
Andrew Waterman
1
-12
/
+37
2021-01-14
Delete duplicate (and now inconsistent) version number given in body text.
Krste Asanovic
1
-2
/
+1
2020-12-16
Further improve HINT text w.r.t. FENCE HINTs
Andrew Waterman
1
-7
/
+18
2020-12-15
Add FENCE with fm=0, pred or succ=0, and rs1/rd != 0 to HINT table
Andrew Waterman
1
-7
/
+17
2020-10-17
Update HINT table to indicate PAUSE HINT allocation
Andrew Waterman
1
-3
/
+7
2020-10-17
Add PAUSE instruction
Andrew Waterman
1
-3
/
+3
2020-10-17
fm=0 for FENCE HINTs
Andrew Waterman
1
-1
/
+2
2020-08-18
Remove assembly manual
Andrew Waterman
1
-0
/
+5
2020-08-14
Change "reserved for custom" to "designated for custom" (#566)
John Hauser
1
-2
/
+2
2020-08-14
Improve table of RAS hints for JALR instructions (#563)
John Hauser
1
-10
/
+11
2020-07-22
Pmp wording fix (#545)
Stef O'Rear
1
-11
/
+12
2020-04-16
Make misaligned exception text more generic than RV32
Andrew Waterman
1
-3
/
+3
2020-04-16
Clarify that the EEI defines misaligned FP ld/st behavior
Andrew Waterman
1
-0
/
+1
2020-03-03
Merge pull request #453 from riscv/u-immediate
Krste Asanovic
1
-3
/
+6
2019-12-24
Clarify that access exceptions on jump targets are reported on the target
Andrew Waterman
1
-0
/
+4
2019-11-05
Improve commentary environment page-break behavior
Andrew Waterman
1
-1
/
+0
2019-10-22
Add platform note about UNSPECIFIED behavior decoding reserved opcodes
Andrew Waterman
1
-0
/
+6
2019-10-22
Merge branch 'unspecified' of https://github.com/pdonahue-ventana/riscv-isa-m...
Andrew Waterman
1
-0
/
+2
2019-10-19
Consistently claim that U-immediate is 32 bits, not 20 bits
Andrew Waterman
1
-3
/
+6
2019-10-14
Describe what we mean by endianness
Andrew Waterman
1
-3
/
+23
2019-10-02
Use effective address consistently
Andrew Waterman
1
-1
/
+1
2019-09-06
Remove outdated commentary
Andrew Waterman
1
-1
/
+1
2019-07-30
Use consistent terms for exception types
Andrew Waterman
1
-1
/
+1
2019-06-21
Changes to unprivileged spec for bi[g]-endian support
Andrew Waterman
1
-1
/
+2
2019-06-21
Fix bad RV32I chapter formatting
Andrew Waterman
1
-48
/
+48
2019-05-04
Typos (#379)
Alexandre Joannou
1
-1
/
+1
2019-05-03
Added UNSPECIFIED
Paul Donahue
1
-1
/
+1
2019-05-01
Introduce the term UNSPECIFIED.
Paul Donahue
1
-0
/
+2
2019-03-25
Change "pc" to "address" for clarity
Andrew Waterman
1
-3
/
+4
2019-03-07
Restate FENCE.TSO constraints from Table 2.1 in the text
Andrew Waterman
1
-1
/
+3
2019-03-04
Fix formatting
Andrew Waterman
1
-3
/
+3
2019-02-07
Fix typos. (#337)
Josh Scheid
1
-1
/
+1
2019-01-21
Fix typo. (#326)
Prashanth Mundkur
1
-1
/
+1
2018-12-21
tweaks
Andrew Waterman
1
-1
/
+1
2018-12-20
tweaks
Andrew Waterman
1
-4
/
+5
2018-12-20
Merge pull request #311 from brucehoult/ra-sp-cleanup
Krste Asanovic
1
-6
/
+22
2018-12-20
ABIs could dedicate other JALR base registers
Andrew Waterman
1
-1
/
+3
2018-12-20
Clean up description of x registers. Add commentary about ABI
Bruce Hoult
1
-6
/
+22
2018-12-19
Update commentary to reflect MIPS r6 conditional branches
Bruce Hoult
1
-2
/
+2
2018-12-13
Make branch immediate description more similar to jumps
Andrew Waterman
1
-2
/
+3
2018-12-11
Restate that conditional branches can raise misaligned exceptions in RVI
Andrew Waterman
1
-0
/
+12
2018-11-26
Add FENCE to HINT table
Andrew Waterman
1
-1
/
+2
2018-11-09
WFI is not a HINT
Andrew Waterman
1
-2
/
+1
[next]