aboutsummaryrefslogtreecommitdiff
path: root/src/rv32.tex
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2019-09-06 15:08:09 -0700
committerAndrew Waterman <andrew@sifive.com>2019-09-06 15:08:09 -0700
commit5e8bf5c789cc8a0deb909b2a65c66b7dec673940 (patch)
tree7ddcabfe7cf6f603ccde8997396868e59d016c20 /src/rv32.tex
parentfb2ea70991e94771ee9824a0a110a07d95186214 (diff)
downloadriscv-isa-manual-5e8bf5c789cc8a0deb909b2a65c66b7dec673940.zip
riscv-isa-manual-5e8bf5c789cc8a0deb909b2a65c66b7dec673940.tar.gz
riscv-isa-manual-5e8bf5c789cc8a0deb909b2a65c66b7dec673940.tar.bz2
Remove outdated commentary
There's no reason for simple pedagogical implementations to trap FENCE; they can probably just execute it as a NOP. (In situations where that statement is false, the implementation isn't simple!) I think the sentence was written with FENCE.I in mind, but since that instruction has been moved to an extension, the sentence doesn't apply in this context anymore.
Diffstat (limited to 'src/rv32.tex')
-rw-r--r--src/rv32.tex2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/rv32.tex b/src/rv32.tex
index ba8e169..233109a 100644
--- a/src/rv32.tex
+++ b/src/rv32.tex
@@ -22,7 +22,7 @@ Subsets of the base integer ISA might be useful for pedagogical
purposes, but the base has been defined such that there should be
little incentive to subset a real hardware implementation beyond
omitting support for misaligned memory accesses and treating all
-SYSTEM and FENCE instructions as a single trap.
+SYSTEM instructions as a single trap.
\end{commentary}
\begin{commentary}