diff options
| author | Tsukasa OI <research_trasio@irq.a4lg.com> | 2022-01-19 19:04:40 +0900 |
|---|---|---|
| committer | Tsukasa OI <research_trasio@irq.a4lg.com> | 2022-01-20 10:06:46 +0900 |
| commit | a86bea496627c6ad76a45bae6c48be8305b7dec9 (patch) | |
| tree | 7be5f7a359102a2fd8e4cc17dbb65eb8eab350e1 /src/rv32.tex | |
| parent | 11e9a8340a6ebd3c70fd1f5c5b69da049515dcfd (diff) | |
| download | riscv-isa-manual-a86bea496627c6ad76a45bae6c48be8305b7dec9.zip riscv-isa-manual-a86bea496627c6ad76a45bae6c48be8305b7dec9.tar.gz riscv-isa-manual-a86bea496627c6ad76a45bae6c48be8305b7dec9.tar.bz2 | |
Add Zihintntl hints to HINT Instruction tables
Compressed design of non-temporal locality hints is chosen to fit all
HINT instructions in RV64I to one page (as oversized tables can cause
various problems).
Diffstat (limited to 'src/rv32.tex')
| -rw-r--r-- | src/rv32.tex | 13 |
1 files changed, 10 insertions, 3 deletions
diff --git a/src/rv32.tex b/src/rv32.tex index 70e27d6..f95a8d4 100644 --- a/src/rv32.tex +++ b/src/rv32.tex @@ -1448,15 +1448,22 @@ simulation/emulation. \begin{tabular}{|l|l|c|l|} \hline Instruction & Constraints & Code Points & Purpose \\ \hline \hline - LUI & {\em rd}={\tt x0} & $2^{20}$ & \multirow{25}{*}{\em Reserved for future standard use} \\ \cline{1-3} + LUI & {\em rd}={\tt x0} & $2^{20}$ & \multirow{10}{*}{\em Reserved for future standard use} \\ \cline{1-3} AUIPC & {\em rd}={\tt x0} & $2^{20}$ & \\ \cline{1-3} \multirow{2}{*}{ADDI} & {\em rd}={\tt x0}, and either & \multirow{2}{*}{$2^{17}-1$} & \\ & {\em rs1}$\neq${\tt x0} or {\em imm}$\neq$0 & & \\ \cline{1-3} ANDI & {\em rd}={\tt x0} & $2^{17}$ & \\ \cline{1-3} ORI & {\em rd}={\tt x0} & $2^{17}$ & \\ \cline{1-3} XORI & {\em rd}={\tt x0} & $2^{17}$ & \\ \cline{1-3} - ADD & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3} - SUB & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3} + ADD & {\em rd}={\tt x0}, {\em rs1}$\neq${\tt x0} & $2^{10}-32$ & \\ \cline{1-3} + \multirow{2}{*}{ADD} & {\em rd}={\tt x0}, {\em rs1}={\tt x0}, & \multirow{2}{*}{$28$} & \\ + & {\em rs2}$\neq${\tt x2}--{\tt x5} & & \\ \hline + \multirow{4}{*}{ADD} & \multirow{4}{*}{\shortstack[l]{{\em rd}={\tt x0}, {\em rs1}={\tt x0}, \\{\em rs2}={\tt x2}--{\tt x5}}} + & \multirow{4}{*}{$4$} & ({\em rs2}={\tt x2}) NTL.P1 \\ + & & & ({\em rs2}={\tt x3}) NTL.PALL \\ + & & & ({\em rs2}={\tt x4}) NTL.S1 \\ + & & & ({\em rs2}={\tt x5}) NTL.ALL \\ \hline + SUB & {\em rd}={\tt x0} & $2^{10}$ & \multirow{17}{*}{\em Reserved for future standard use} \\ \cline{1-3} AND & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3} OR & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3} XOR & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3} |