aboutsummaryrefslogtreecommitdiff
path: root/src/rv32.tex
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2020-10-17 14:42:35 -0700
committerAndrew Waterman <andrew@sifive.com>2020-10-17 14:43:04 -0700
commit16391cb7520310e0ac7ce3dae4d6a4203327c7dd (patch)
treeea87f21ac230bc12ffe40edb58c846f60e36dc99 /src/rv32.tex
parent51522f98b5cae989c7d161e00b20a08483a2301e (diff)
downloadriscv-isa-manual-16391cb7520310e0ac7ce3dae4d6a4203327c7dd.zip
riscv-isa-manual-16391cb7520310e0ac7ce3dae4d6a4203327c7dd.tar.gz
riscv-isa-manual-16391cb7520310e0ac7ce3dae4d6a4203327c7dd.tar.bz2
fm=0 for FENCE HINTs
Diffstat (limited to 'src/rv32.tex')
-rw-r--r--src/rv32.tex3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/rv32.tex b/src/rv32.tex
index b9df091..1a1ad06 100644
--- a/src/rv32.tex
+++ b/src/rv32.tex
@@ -1433,7 +1433,8 @@ simulation/emulation.
SLL & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3}
SRL & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3}
SRA & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3}
- FENCE & {\em pred}=0 or {\em succ}=0 & $2^{5}-1$ & \\ \hline \hline
+ \multirow{2}{*}{FENCE}& {\em fm=0}, and either & \multirow{2}{*}{$2^{5}-1$} & \\
+ & {\em pred}=0 or {\em succ}=0 & & \\ \hline \hline
SLTI & {\em rd}={\tt x0} & $2^{17}$ & \multirow{7}{*}{\em Designated for custom use} \\ \cline{1-3}
SLTIU & {\em rd}={\tt x0} & $2^{17}$ & \\ \cline{1-3}
SLLI & {\em rd}={\tt x0} & $2^{10}$ & \\ \cline{1-3}