index
:
sail-riscv.git
billmcspadden-riscv
c2_emu
cheri
cheri-merge
cheri_lite
cookbook_br
csr_ext
debugmod
epc_legalization
ext_check_phys_mem
ext_check_phys_mem_alt
ext_misa
fdext
fence_issue29
fence_noops
fix-signature-granularity
fix_next_csrs
gdb
haveSmepmp_billmcspadden
hpm_events
hpm_events_billmcspadden
hpm_events_billmcspadden__sail_error_message_is_terse
initial-contributing-guide
inst_extensions
master
master-cleanup
match_warnings
mem_meta
mem_meta_merge
monads
new_test_2
new_test_3
no_boot_rom
no_casts
optimize
priv_1_13
rmem_interpreter
rmn30
rsnikhil
rv_config
sail-coverage-linking
update-copyright-headers
vector-dev
vmem_ext
x_regs
xret_ext
zfa
zfinx
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
billmcspadden-riscv
Add a new recipe to run the Sail tests manually via GH Actions (#229)
Rafael Sene
20 months
c2_emu
Reservation non-local in c2 emulator and config update
Alasdair
4 years
cheri
Modify ccall encoding so that selector field occupies (unused) destination re...
Robert Norton
6 years
cheri-merge
Add a post decode hook aimed at implementing CHERI capability mode.
Robert Norton
6 years
cheri_lite
Make snapshot build script more robust about BBV_DIR
Brian Campbell
6 years
cookbook_br
riscv_step: Fix -i/--mtval-has-illegal-inst-bits option (#174)
Jessica Clarke
2 years
csr_ext
Add extension point for checking CSR access.
Robert Norton
5 years
debugmod
Initial debug module support: regs, control.
Prashanth Mundkur
5 years
epc_legalization
Isolate some system register handling functions to allow extensions to custom...
Prashanth Mundkur
5 years
ext_check_phys_mem
Add an extension point to allow validation of physical memory accesses.
Robert Norton
3 years
ext_check_phys_mem_alt
Redesign the physical address check extension point to more closely resemble ...
Robert Norton
3 years
ext_misa
Add a hook for extensions to supress writes to misa.C if necessary.
Robert Norton
5 years
fdext
Add floating-point tests.
Prashanth Mundkur
5 years
fence_issue29
Proposed fix for #29. Ignore rs1 and rd fields of FENCE instruction and reser...
Robert Norton
5 years
fence_noops
Handle empty predecessor or successor sets in FENCE as no-ops.
Prashanth Mundkur
4 years
fix-signature-granularity
Merge pull request #244 from billmcspadden-riscv/fix-signature-granularity
Philipp Tomsich
19 months
fix_next_csrs
Prevent access to N-mode registers and mstatus/mip/mie bits when N-mode is di...
Prashanth Mundkur
4 years
gdb
Merge branch 'master' into gdb
Prashanth Mundkur
5 years
haveSmepmp_billmcspadden
removed whitespace
William McSpaddden
6 months
hpm_events
Support builds of the C simulator using platform-specific event definitions a...
Prashanth Mundkur
4 years
hpm_events_billmcspadden
missed a file
William McSpaddden
17 months
hpm_events_billmcspadden__sail_error_message_is_terse
demonstrates terse error message. error is at model/riscv_hpmevents.sail lin...
William McSpaddden
16 months
initial-contributing-guide
Add initial contributing and code style guides
Jessica Clarke
3 years
inst_extensions
Merge branch 'master' into inst_extensions
Prashanth Mundkur
5 years
master
Add Zfhmin support
Jordan Carlin
5 days
master-cleanup
Add a new pc access function to get the architectural PC: on CHERI this is no...
Robert Norton
5 years
match_warnings
Add wildcard cases to matches to suppress Sail warnings.
Robert Norton
21 months
mem_meta
Back out an accidentally committed change
Thomas Bauereiss
5 years
mem_meta_merge
Remove code duplication in mem_read
Thomas Bauereiss
5 years
monads
Adapt to memory interface of Lem shallow embedding
Thomas Bauereiss
6 years
new_test_2
added newline at end of file. bah.
William McSpaddden
6 months
new_test_3
testing out git subtree
William McSpaddden
5 months
no_boot_rom
riscv_sim: Add command line arguments to enable or disable use of boot ROM.
Robert Norton
22 months
no_casts
Whitespace fixes to nuke tabs.
Prashanth Mundkur
5 years
optimize
Use unroll optimizer to automatically unroll address translation
Alasdair Armstrong
6 years
priv_1_13
intemediate checkin. priv 1.13 features added.
William McSpaddden
2 weeks
rmem_interpreter
Merge branch 'master' into rmem_interpreter
Jon French
6 years
rmn30
Push address calculation inside the data_check_addr hook and rename it to dat...
Robert Norton
6 years
rsnikhil
Add lem stubs for softfloat externs.
Prashanth Mundkur
5 years
rv_config
Merge branch 'master' into rv_config
Prashanth Mundkur
4 years
sail-coverage-linking
Recent rustc requires -lm for linking against the Sail coverage library
Brian Campbell
3 years
update-copyright-headers
apply_headers: regenerate copyright headers
Philipp Tomsich
17 months
vector-dev
RISC-V Vector Extension Support
Xinlai Wan
13 months
vmem_ext
Merge remote-tracking branch 'origin/master' into vmem_ext.
Robert Norton
5 years
x_regs
Change GPR names to x<n> (e.g. x1), instead of the abi names
Shaked Flur
3 years
xret_ext
Add a hook to allow extensions to veto xret. This will be used by CHERI exten...
Robert Norton
5 years
zfa
Zfa: Implement FCVTMOD.W.D
Charalampos Mitrodimas
20 months
zfinx
Implement support for Zfinx
Ibrahim Abu Kharmeh
3 years
Tag
Download
Author
Age
0.5
sail-riscv-0.5.zip
sail-riscv-0.5.tar.gz
sail-riscv-0.5.tar.bz2
Thibaut PĂ©rami
4 years
0.4
sail-riscv-0.4.zip
sail-riscv-0.4.tar.gz
sail-riscv-0.4.tar.bz2
Robert Norton
5 years
0.3
sail-riscv-0.3.zip
sail-riscv-0.3.tar.gz
sail-riscv-0.3.tar.bz2
Robert Norton
5 years
0.2
sail-riscv-0.2.zip
sail-riscv-0.2.tar.gz
sail-riscv-0.2.tar.bz2
Robert Norton
5 years
0.1
sail-riscv-0.1.zip
sail-riscv-0.1.tar.gz
sail-riscv-0.1.tar.bz2
Robert Norton
5 years