aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)AuthorFilesLines
2020-07-08coding style: fix print of hex values as decimalAntonio Borneo1-1/+1
2020-07-08target/arm926ejs: fix memory leaksAntonio Borneo7-0/+44
2020-06-27target: do not print an error on shutdown in target eventsAntonio Borneo1-2/+6
2020-06-27target/arc: Introduce L1I,L1D,L2 caches supportEvgeniy Didin4-5/+328
2020-06-27aarch64: Add support for debugging in HYP mode on ARMv8-A coresLucas3-2/+12
2020-06-18target/armv7m_trace: Calculate prescaler for external capture devicesMarc Schink1-0/+16
2020-06-06coding style: fix multi-line dereferencingAntonio Borneo1-2/+2
2020-06-06target/cortex_a: fix memory leak of register cacheAntonio Borneo4-0/+25
2020-06-06target/mem_ap: fix two memory leaksAntonio Borneo1-0/+10
2020-06-06target/cortex-m: enable C_DEBUGEN during examineAntonio Borneo1-0/+13
2020-06-06arm_adi_v5: dap_ti_be_32_quirks_command minor simplificationTarek BOCHKATI1-18/+2
2020-06-06arm_adi_v5: enhance command error reportingTarek BOCHKATI1-17/+32
2020-05-24openocd: properly use jim data typesAntonio Borneo2-3/+4
2020-05-24stm8 target: make adapter speed settings workAke Rehnman1-11/+29
2020-05-24swim: fix adapter speed handlingAntonio Borneo1-1/+1
2020-05-24swim: abstract the transport in stm8 targetAntonio Borneo1-53/+16
2020-05-24arm_disassembler: fix typo 'ARM_UNKNOWN_INSTUCTION' to '.._INSTRUCTION'Tarek BOCHKATI2-2/+2
2020-05-14target/arc: fix build with clangAntonio Borneo1-1/+1
2020-05-12cortex_m: make bit fields in cortex_m unsigned.iosabi2-31/+32
2020-05-09coding style: open function's brace at beginning of new lineAntonio Borneo2-21/+11
2020-05-09coding style: wrap lines longer than 120 charsAntonio Borneo2-3/+13
2020-05-09coding style: let "else" follow the close braceAntonio Borneo1-2/+1
2020-05-09coding style: add missing space when split stringsAntonio Borneo3-9/+9
2020-05-09coding style: avoid unnecessary line continuationsAntonio Borneo4-19/+19
2020-05-09coding style: add parenthesis around the argument of sizeofAntonio Borneo7-20/+20
2020-05-09coding style: remove useless break after a goto or returnAntonio Borneo5-10/+0
2020-05-08target/arc: introduce breakpoint functionalityEvgeniy Didin2-2/+162
2020-05-08target/arc: introduce arc_read/write_instruction functionsEvgeniy Didin2-0/+79
2020-05-08target/arc: Add initial stepping functionsEvgeniy Didin2-2/+108
2020-05-03target/armv7m: cosmetic refactorizationTomas Vanek1-5/+7
2020-05-02coding style: src: remove empty lines at end of text filesAntonio Borneo4-4/+0
2020-04-24target/armv8: Add ARM target name on halt statusKevin Burke1-1/+2
2020-04-21target/armv7m: minor fixes of target algo exit point checkTomas Vanek2-7/+9
2020-04-21Remove BUILD_TARGET64Florian Fainelli8-39/+3
2020-04-20target/arc: remove saving context during resetEvgeniy Didin1-1/+3
2020-04-12cortex_m: remove deprecation for soft_reset_haltAntonio Borneo1-4/+4
2020-04-12cortex_a: don't wait for target halted in deassert_reset()Antonio Borneo1-1/+3
2020-04-09target: added events TARGET_EVENT_STEP_START and _ENDJan Matyas2-2/+16
2020-04-05armv8: log the register name which we failed to read or writeTarek BOCHKATI1-0/+7
2020-03-27target/arc_cmd: Improve argument checks for commandsEvgeniy Didin1-5/+7
2020-03-26target: Add possibility to remove all breakpointsMarc Schink1-5/+10
2020-03-26target: Add function to remove all breakpointsMarc Schink2-1/+30
2020-03-17rtos: Destroy RTOS and fix memory leakMarc Schink1-0/+2
2020-03-12target/cortex_a: add hypervisor modeAntonio Borneo4-8/+69
2020-03-12armv7a: access monitor registers only with security extensionsAntonio Borneo2-2/+14
2020-03-12target/armv4_5: remove unused macroAntonio Borneo1-3/+0
2020-03-12arm: Use different enum for core_type and core_modeAntonio Borneo7-24/+33
2020-03-12arm: fix reg num for Monitor modeAntonio Borneo1-1/+1
2020-03-12target: fix crash with jimtcl 0.78Antonio Borneo1-1/+0
2020-03-12semihosting: add semihosting handlers to AArch64Tarek BOCHKATI1-0/+9
generated by cgit v1.1 at 2024-10-19 17:16:30 +0000