aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFObjectWriter.cpp
AgeCommit message (Expand)AuthorFilesLines
2025-08-03MCSymbolELF: Migrate away from classofFangrui Song1-2/+2
2025-07-15MCFixup: Replace getTargetKind with getKindFangrui Song1-1/+1
2025-07-14[RISCV] Fix QC.E.LI -> C.LI with Bare Symbol Compression (#146763)Sam Elliott1-0/+3
2025-06-20[RISCV] Add symbol parsing support for XAndesPerf branch instructions (#137748)Jim Lin1-0/+2
2025-06-16[RISCV] Rename Relocation QC_E_JUMP_PLT to QC_E_CALL_PLT (#143998)Sam Elliott1-2/+2
2025-06-15RISCV: Move RISCVMCExpr functions to RISCVMCAsmInfo or RISCVMCAsmBackendFangrui Song1-3/+3
2025-06-07RISCVMCExpr: Migrate to MCSpecifierExprFangrui Song1-9/+5
2025-05-24MCELFObjectTargetWriter::needsRelocateWithSymbol: Remove MCSymbol argumentFangrui Song1-2/+1
2025-05-24ELFObjectWriter: Remove the MCContext argument from getRelocTypeFangrui Song1-4/+3
2025-05-24ELFObjectWriter: Replace Ctx.reportError with reportErrorFangrui Song1-7/+6
2025-05-24MCFixup: Remove FK_PCRel_ from getKindForSizeFangrui Song1-1/+0
2025-05-17RISCV: Replace most Specifier constants with relocation typesFangrui Song1-15/+12
2025-04-18MCFixup: Move relocation values before FK_NONEFangrui Song1-1/+1
2025-04-18MCFixup: Add isRelocation/isRelocRelocation helpersFangrui Song1-1/+1
2025-04-17[RISCV] Simplify fixup kinds that force relocationsFangrui Song1-33/+5
2025-04-12ELFObjectWriter: Make .reloc test genericFangrui Song1-3/+0
2025-04-11[RISCV] Add symbol parsing support for Xqcilb long branch instructions (#135044)Sudharsan Veeravalli1-0/+2
2025-04-08[RISCV] Add symbol parsing support for Xqcili load large immediate instructio...Sudharsan Veeravalli1-0/+4
2025-04-06MCValue: Replace getRefKind with getSpecifierFangrui Song1-1/+1
2025-04-05MCValue: Store SymA specifier at SpecifierFangrui Song1-3/+0
2025-04-05[MC] Replace getSymA()->getSymbol() with getAddSym. NFCFangrui Song1-3/+3
2025-04-05[MC] Replace getSpecifier(Target.getSymA()) with Target.getSymSpecifier()Fangrui Song1-1/+1
2025-04-04[RISCV] Add symbol parsing support for the Xqcibi branch immediate instructio...Sudharsan Veeravalli1-0/+2
2025-03-29[RISCV] Replace @plt/@gotpcrel in data directives with %pltpcrel %gotpcrelFangrui Song1-9/+28
2025-03-22[RISCV] Move VK_GOTPCREL and VK_PLT to RISCVMCExpr::SpecifierFangrui Song1-2/+2
2025-03-20[RISCV] Rename VariantKind to SpecifierFangrui Song1-1/+1
2025-03-17Rename RISCVMCExpr::VK_RISCV_ to VK_. NFCFangrui Song1-5/+5
2025-03-15[RISCV] Move fixELFSymbolsInTLSFixups to getRelocTypeFangrui Song1-0/+11
2024-01-23[RISCV] Support TLSDESC in the RISC-V backend (#66915)Paul Kirth1-0/+15
2024-01-10[llvm][lld] Support R_RISCV_GOT32_PCREL (#72587)PiJoules1-0/+2
2023-08-29[MC,AArch64] Suppress local symbol to STT_SECTION conversion for GOT relocationsFangrui Song1-1/+1
2023-08-09[RISCV] Remove unneeded fixup kinds for R_RISCV_{SET,ADD,SUB}*Fangrui Song1-42/+0
2023-03-27[RISCV] Replace RISCV -> RISC-V in comments. NFCCraig Topper1-1/+1
2023-03-06RISCVELFObjectWriter: de-capitalize some error messagesFangrui Song1-2/+2
2023-02-23[MC][CodeGen] Define R_RISCV_PLT32 and lower dso_local_equivalent to itLeonard Chan1-1/+4
2022-09-13[RISCV] Assemble `call foo` to R_RISCV_CALL_PLTFangrui Song1-1/+1
2022-02-06[llvm] Use = default (NFC)Kazu Hirata1-1/+1
2021-06-17RISCV: adjust handling of relocation emission for RISCVSaleem Abdulrasool1-20/+42
2020-04-10[MC][RISCV] Make .reloc support arbitrary relocation typesFangrui Song1-0/+2
2019-12-19[RISCV] Don't crash on unsupported relocationsLuís Marques1-2/+11
2019-08-23[MC] Minor cleanup to MCFixup::Kind handling. NFC.Sam Clegg1-1/+1
2019-08-20[RISCV] Implement getExprForFDESymbol to ensure RISCV_32_PCREL is used for th...Alex Bradbury1-0/+5
2019-08-15[llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere1-1/+1
2019-07-19[DebugInfo] Generate fixups as emitting DWARF .debug_frame/.eh_frame.Hsiangkai Wang1-0/+4
2019-07-18Revert "[DebugInfo] Generate fixups as emitting DWARF .debug_frame/.eh_frame."Hsiangkai Wang1-4/+0
2019-07-18[DebugInfo] Generate fixups as emitting DWARF .debug_frame/.eh_frame.Hsiangkai Wang1-0/+4
2019-07-16[RISCV] Make RISCVELFObjectWriter::getRelocType check IsPCRelAlex Bradbury1-25/+36
2019-04-23[RISCV] Support assembling %tls_{ie,gd}_pcrel_hi modifiersLewis Revill1-0/+4
2019-04-04[RISCV] Support assembling TLS add and associated modifiersLewis Revill1-0/+8
2019-04-02[RISCV] Support assembling @plt symbol operandsAlex Bradbury1-0/+2