aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
32 hoursMerge pull request #1700 from ved-rivos/ssdbltrpHEADmasterAndrew Waterman9-16/+91
4 daysAdd SsdbltrpVed Shanbhogue9-16/+91
6 daysMerge pull request #1717 from riscv-software-src/fix-ss-loadAndrew Waterman1-1/+1
8 daysLoads to shadow-stack pages are allowedAndrew Waterman1-1/+1
8 daysUpdate encoding.h for pointer maskingYenHaoChen2-155/+114
11 daysMerge pull request #1714 from abejgonzalez/fix-interactive-insnJerry Zhao1-29/+30
12 daysDon't print vregs if no V extsabejgonzalez1-29/+34
12 daysFix insn interactive command (catch/print trap, use proper access func)abejgonzalez1-29/+30
13 daysAdd insn cmds to interactive debug modeabejgonzalez2-19/+57
2024-06-21Vector-fp instructions depend on zve, not F/DJerry Zhao2-10/+12
2024-06-21Remove all --varch parsingJerry Zhao5-70/+0
2024-06-21Switch to Zvl/Zve parsing from isa_parser, instead of varchJerry Zhao1-1/+4
2024-06-21Disallow any vector, not just V, when no __int128 type is presentJerry Zhao1-1/+1
2024-06-21Relax require_vector check for misa.VJerry Zhao1-2/+0
2024-06-21Relax mstatus.vs dependency on full VJerry Zhao2-1/+5
2024-06-21Relax vector_csr dependency on 'V'Jerry Zhao1-4/+0
2024-06-21Relax has_fs dependency on misa.vJerry Zhao1-2/+1
2024-06-21Add accessors to isa_parser's VLEN/ELENJerry Zhao1-0/+3
2024-06-21Add isa_parser parsing for zvl/zveJerry Zhao1-0/+4
2024-06-20Merge pull request #1690 from riscv-software-src/fix-warningsJerry Zhao2-17/+17
2024-06-13Adding Zilsd and Zcmlsd extensions (Load/store pair for RV32)Christian Herber8-16/+63
2024-06-12Fix a few compile warningsAndrew Waterman2-17/+17
2024-06-11Validate contents of overlap list in CIAndrew Waterman1-13/+32
2024-06-11Separate RV32 and RV64 C instructions into separate filesAndrew Waterman10-33/+31
2024-06-11Improve hit rate of opcode cache to compensate for not mutating insn listAndrew Waterman2-17/+58
2024-06-11Compensate for perf loss of not mutating insn list by presorting itAndrew Waterman1-7/+7
2024-06-11Keep potentially overlapping instructions in order at head of listAndrew Waterman1-20/+32
2024-06-11Preserve the ordering of the instruction listAndrew Waterman1-22/+2
2024-06-11Add comments to overlap listAndrew Waterman1-0/+9
2024-06-11Refine Zicfiss overlap listAndrew Waterman1-2/+5
2024-06-11Remove unnecessary instructions from overlap listAndrew Waterman1-11/+0
2024-06-11Add missing instructions to MakefileAndrew Waterman1-0/+4
2024-06-11triggers: implement tcontrolYenHaoChen5-1/+9
2024-05-31Avoid checking ELP before every instruction fetchAndrew Waterman6-13/+12
2024-05-31No need to check if Zicfilp is enabled before checking ELPAndrew Waterman1-3/+1
2024-05-27Merge pull request #1678 from rbuchner-aril/rbuchner/vxsat-writeAndrew Waterman1-0/+2
2024-05-27Require vector extension when attempting vxsat writesrbuchner1-0/+2
2024-05-26Merge pull request #1677 from YenHaoChen/pr-vector-reductionAndrew Waterman1-4/+4
2024-05-24vector: Not logging write of reduction instructions when vl = 0YenHaoChen1-4/+4
2024-05-23zicflip: fix [ms]ret behaviorChih-Min Chao2-2/+2
2024-05-22triggers: introduce tinfo.versionYenHaoChen1-1/+2
2024-05-22triggers: implement mcontrol6.hitYenHaoChen1-1/+1
2024-05-22triggers: refactor: add typedef enum { ... } hit_t for mcontrol6YenHaoChen2-7/+15
2024-05-22triggers: refactor: move mcontrol_common_t::hit to mcontrol_t::hit and mcontr...YenHaoChen2-2/+12
2024-05-22triggers: refactor: update debug_defines.hYenHaoChen2-1218/+1340
2024-05-21triggers: remove mcontrol6.timing (implement suggested trigger timings)YenHaoChen1-2/+5
2024-05-06Add Zawrs extensionVed Shanbhogue4-0/+13
2024-05-03Zfa: fix: fmaxm.q requires Q instead of D extensionYenHaoChen1-1/+1
2024-05-01Update encoding.hAndrew Waterman1-1116/+37
2024-05-01Remove Zbpbo, Zpn, and Zpsfoperand implementationAndrew Waterman334-3013/+24
generated by cgit v1.1 at 2024-07-10 06:04:54 +0000