aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-04-29split fcvtmod.w.d invalid check into 2 if statementsJordan Carlin1-1/+2
2024-04-29Correct fcvtmod.w.d flag generation logicJordan Carlin1-1/+3
2024-04-27Remove trailing whitespace in README (#460)Alasdair Armstrong1-1/+1
2024-04-27Update README.mdPeter Sewell1-1/+1
2024-04-27Update README.mdPeter Sewell1-1/+2
2024-04-27Update README.mdPeter Sewell1-17/+9
2024-04-24Add missing check for RV64 on float conversion instructionsTim Hutt1-4/+4
2024-04-24Add read-only CSR MCONFIGPTRAlasdair4-0/+5
2024-04-17Merge branch 'master' into masterXinlai Wan126-9619/+4065
2024-04-15Implement Zcb extensionTim Hutt11-1/+237
2024-04-14Fix compiler warnings in vextVed Shanbhogue6-20/+25
2024-04-12Remove & rename duplicate word_width <-> bytes mappingsTim Hutt4-29/+22
2024-04-09Clean up memory checking functions slightlyTim Hutt1-65/+73
2024-04-03Fix flen=32 compilationTim Hutt3-10/+10
2024-04-01Unify VM code Rishiyur S. Nikhil14-1051/+1966
2024-03-25Fix MEnvCall valueTim Hutt1-1/+1
2024-03-24Fix error in senvcfg definitionVed Shanbhogue2-11/+29
2024-03-24Fix typo in E_SAMO_Addr_Align descriptionAlasdair Armstrong1-1/+1
2024-03-24Fix error in format specifiersTim Hutt1-2/+2
2024-03-24Replace atom with intTim Hutt9-53/+53
2024-03-24Add RV32 restriction for compressed shift instructionsTim Hutt1-4/+4
2024-02-27Add missing comparison operatorsTim Hutt1-3/+12
2024-02-27CI: Update upload-artifact action to v4Alasdair1-2/+2
2024-02-08Add m/senvcfg to CSR name mapTim Hutt1-0/+4
2024-02-08Shorten copyright notice at the top of each fileTim Hutt97-5924/+380
2024-02-05Improve PMP supportTim Hutt17-297/+275
2024-02-05Rename string_of_int to dec_strTim Hutt9-21/+17
2024-02-01Simplify prelude.sail by including generic_equality.sail and mapping.sailTim Hutt7-863/+268
2024-01-31Update bitfield update syntaxAlasdair2-103/+83
2024-01-31Update bitfield syntaxAlasdair36-504/+506
2023-12-19lem: Fix issues created by vector extensionAlasdair8-699/+149
2023-12-19lem: Fix use of 'class' in riscv_insts_vext_utilsAlasdair1-24/+12
2023-12-12Update CODE_STYLE.mdAlasdair Armstrong1-0/+2
2023-12-06Fix kext warningAlasdair1-13/+11
2023-12-06Makefile: Set OPAMCLI to 2.0Alasdair1-0/+3
2023-12-06Remove effect annotations from vector extensionAlasdair6-79/+79
2023-11-29Make consistent operand namesPaul A. Clarke3-6/+6
2023-11-29Fix Store-Conditional assembly operand order and add parensPaul A. Clarke2-4/+4
2023-11-29Some simple CI housekeepingAlasdair2-6/+6
2023-11-28Rewrite the implementation of vsetvli and vsetvl instructions to fix #337Xinlai Wan2-81/+98
2023-11-13csim: Fix issue with trace_log FILE * in printfAlasdair1-1/+1
2023-11-10Use separators, not spaces, between operandsPaul A. Clarke1-40/+40
2023-10-25Remove duplicate shift definitionsTim Hutt2-44/+6
2023-10-25Simplify softfloat interface by removing write_fflagsTim Hutt9-108/+92
2023-10-17RISC-V Vector Extension SupportXinlai Wan28-11/+8547
2023-10-11Rename enable-fiom to enable-writable-fiomTim Hutt11-46/+46
2023-10-11Implement menvcfgTim Hutt14-0/+104
2023-10-10Fix lem build errorAlasdair1-1/+1
2023-10-10Fix fmaxm.d definitionPaul A. Clarke1-1/+1
2023-09-26Per section 3.1.1 of the Privileged Spec (Machine ISA Register misa): F/D bot...ahadali50001-3/+3
generated by cgit v1.1 at 2024-06-25 04:32:30 +0000