aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-03-01RISC-V: XTheadMemPair: Remove register restrictions for store-pairChristoph Müllner1-4/+0
2023-03-01target/riscv: Fix checking of whether instruciton at 'pc_next' spans pagesShaobo Song1-1/+1
2023-03-01Merge patch series "target/riscv: Various fixes to gdbstub and CSR access"Palmer Dabbelt2-240/+201
2023-03-01target/riscv: Group all predicate() routines togetherBin Meng1-90/+87
2023-03-01target/riscv: Drop priv level check in mseccfg predicate()Bin Meng1-1/+1
2023-03-01target/riscv: Allow debugger to access sstc CSRsBin Meng1-5/+14
2023-03-01target/riscv: Allow debugger to access {h, s}stateen CSRsBin Meng1-2/+20
2023-03-01target/riscv: Allow debugger to access seed CSRBin Meng1-0/+4
2023-03-01target/riscv: Allow debugger to access user timer and counter CSRsBin Meng1-0/+4
2023-03-01target/riscv: gdbstub: Drop the vector CSRs in riscv-vector.xmlBin Meng1-75/+0
2023-03-01target/riscv: gdbstub: Turn on debugger mode before calling CSR predicate()Bin Meng1-0/+9
2023-03-01target/riscv: Avoid reporting odd-numbered pmpcfgX in the CSR XML for RV64Bin Meng1-15/+9
2023-03-01target/riscv: Simplify getting RISCVCPU pointer from envBin Meng1-24/+12
2023-03-01target/riscv: Simplify {read, write}_pmpcfg() a little bitBin Meng1-2/+2
2023-03-01target/riscv: Use 'bool' type for read_onlyBin Meng1-1/+1
2023-03-01target/riscv: Coding style fixes in csr.cBin Meng1-30/+32
2023-03-01target/riscv: gdbstub: Do not generate CSR XML if Zicsr is disabledBin Meng1-3/+6
2023-03-01target/riscv: gdbstub: Minor change for better readabilityBin Meng1-2/+2
2023-03-01target/riscv: Use g_assert() for the predicate() NULL checkBin Meng1-5/+1
2023-03-01target/riscv: Add some comments to clarify the priority policy of riscv_csrrw...Bin Meng1-1/+10
2023-03-01target/riscv: gdbstub: Check priv spec version before reporting CSRBin Meng1-0/+3
2023-03-01Merge patch series "target/riscv: Some updates to float point related extensi...Palmer Dabbelt6-170/+146
2023-03-01Merge patch series "make write_misa a no-op and FEATURE_* cleanups"Palmer Dabbelt9-66/+39
2023-03-01target/riscv: Expose properties for Zv* extensionsWeiwei Li1-0/+7
2023-03-01target/riscv: Simplify check for EEW = 64 in trans_rvv.c.incWeiwei Li1-8/+4
2023-03-01target/riscv: Fix check for vector load/store instructions when EEW=64Weiwei Li1-5/+4
2023-03-01target/riscv: Add support for Zvfh/zvfhmin extensionsWeiwei Li1-2/+29
2023-03-01target/riscv: Remove redundunt check for zve32f and zve64fWeiwei Li1-107/+21
2023-03-01target/riscv: Replace check for F/D to Zve32f/Zve64d in trans_rvv.c.incWeiwei Li1-4/+4
2023-03-01target/riscv: Simplify check for Zve32f and Zve64fWeiwei Li3-9/+4
2023-03-01target/riscv: Indent fixes in cpu.cWeiwei Li1-22/+22
2023-03-01target/riscv: Add property check for Zvfh{min} extensionsWeiwei Li1-0/+14
2023-03-01target/riscv: Fix relationship between V, Zve*, F and DWeiwei Li1-3/+18
2023-03-01target/riscv: Add cfg properties for Zv* extensionsWeiwei Li1-0/+3
2023-03-01target/riscv: Simplify the check for Zfhmin and ZhinxminWeiwei Li1-13/+12
2023-03-01target/riscv: Fix the relationship between Zhinxmin and ZhinxWeiwei Li1-2/+5
2023-03-01target/riscv: Fix the relationship between Zfhmin and ZfhWeiwei Li1-1/+5
2023-03-01target/riscv/cpu: remove CPUArchState::features and friendsDaniel Henrique Barboza2-15/+2
2023-03-01target/riscv: remove RISCV_FEATURE_MMUDaniel Henrique Barboza6-16/+5
2023-03-01hw/riscv/virt.c: do not use RISCV_FEATURE_MMU in create_fdt_socket_cpus()Daniel Henrique Barboza1-3/+4
2023-03-01target/riscv: remove RISCV_FEATURE_PMPDaniel Henrique Barboza7-11/+5
2023-03-01target/riscv: remove RISCV_FEATURE_EPMPDaniel Henrique Barboza4-11/+6
2023-03-01target/riscv/cpu.c: error out if EPMP is enabled without PMPDaniel Henrique Barboza1-2/+7
2023-03-01target/riscv: remove RISCV_FEATURE_DEBUGDaniel Henrique Barboza5-10/+4
2023-03-01target/riscv: allow MISA writes as experimentalDaniel Henrique Barboza3-2/+8
2023-03-01target/riscv: do not mask unsupported QEMU extensions in write_misa()Daniel Henrique Barboza1-3/+0
2023-03-01target/riscv: introduce riscv_cpu_cfg()Daniel Henrique Barboza1-0/+5
2023-02-28Merge tag 'buildsys-qom-qdev-ui-20230227' of https://github.com/philmd/qemu i...Peter Maydell173-1966/+2183
2023-02-27ui/cocoa: user friendly characters for release mouseChristian Schoenebeck1-2/+5
2023-02-27dump: Add create_win_dump() stub for non-x86 targetsPhilippe Mathieu-Daudé3-5/+6