aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/MIR/AMDGPU
AgeCommit message (Expand)AuthorFilesLines
2025-12-03[CodeGen] Add MO_LaneMask type and a new COPY_LANEMASK instruction (#151944)Vikash Gupta5-0/+69
2025-11-22[AMDGPU] Enable serializing of allocated preload kernarg SGPRs info (#168374)tyb080710-0/+322
2025-09-16[AMDGPU] Set TGID_EN_X/Y/Z when cluster ID intrinsics are used (#159120)Shilei Tian4-4/+4
2025-09-03[AMDGPU] Remove most uses of /dev/null in tests (#156630)Jay Foad28-28/+28
2025-08-08[AMDGPU] AsmPrinter: Unify arg handling (#151672)Diana Picus6-0/+26
2025-07-29[AMDGPU] Add NoaliasAddrSpace to AAMDnodes (#149247)Shoreshen3-0/+93
2025-07-21[AMDGPU] ISel & PEI for whole wave functions (#145858)Diana Picus6-0/+13
2025-07-15[AMDGPU] gfx1250 64-bit relocations and fixups (#148951)Stanislav Mekhanoshin1-3/+13
2025-06-24[AMDGPU] Replace dynamic VGPR feature with attribute (#133444)Diana Picus6-0/+13
2025-06-06[MIRParser] Report register class errors in a deterministic order (#142928)Jay Foad1-4/+3
2025-05-08[CodeGen] Parse nusw flag (#138856)Pierre van Houtryve1-0/+23
2025-04-15[AMDGPU] Remove the AnnotateKernelFeatures pass (#130198)Jun Wang2-2/+2
2025-03-19[AMDGPU] Allocate scratch space for dVGPRs for CWSR (#130055)Diana Picus6-0/+13
2025-03-17AMDGPU: Migrate more tests away from undef (#131314)Matt Arsenault5-15/+15
2025-03-08[AMDGPU] Change SGPR layout to striped caller/callee saved (#127353)Shilei Tian1-2/+1
2025-01-23[AMDGPU] Occupancy w.r.t. workgroup size range is also a range (#123748)Lucas Ramirez4-14/+14
2025-01-17[AMDGPU] Fix printing hasInitWholeWave in mir (#123232)Stanislav Mekhanoshin1-0/+17
2024-12-18[AMDGPU] Make max dwords of memory cluster configurable (#119342)Ruiling, Song6-0/+25
2024-11-08Reapply "[AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (#...Shilei Tian1-6/+7
2024-11-08Revert "[AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (#1...Shilei Tian1-7/+6
2024-11-08[AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (#112403)Shilei Tian1-6/+7
2024-11-07Revert "[AMDGPU][MIR] Serialize NumPhysicalVGPRSpillLanes" (#115353)dyung1-15/+0
2024-11-07[AMDGPU][MIR] Serialize NumPhysicalVGPRSpillLanes (#115291)Akshat Oke1-0/+15
2024-11-05[AMDGPU] Fix 3495d04 MIR test (#114963)Akshat Oke1-0/+5
2024-11-05[AMDGPU][MIR] Serialize SpillPhysVGPRs (#113129)Akshat Oke3-0/+82
2024-10-21Reland [AMDGPU] Serialize WWM_REG vreg flag (#110229) (#112492)Akshat Oke1-0/+15
2024-10-15Revert "[AMDGPU] Serialize WWM_REG vreg flag (#110229)"Peter Collingbourne1-15/+0
2024-10-14[AMDGPU] Serialize WWM_REG vreg flag (#110229)Akshat Oke1-0/+15
2024-09-13Reland "[amdgpu] Add llvm.amdgcn.init.whole.wave intrinsic" (#108512)Diana Picus6-0/+13
2024-09-12Revert "Reland "[amdgpu] Add llvm.amdgcn.init.whole.wave intrinsic" (#108054)...Diana Picus6-13/+0
2024-09-12Reland "[amdgpu] Add llvm.amdgcn.init.whole.wave intrinsic" (#108054)" (#108173)Diana Picus6-0/+13
2024-09-10Revert "[amdgpu] Add llvm.amdgcn.init.whole.wave intrinsic" (#108054)Vitaly Buka6-13/+0
2024-09-10[amdgpu] Add llvm.amdgcn.init.whole.wave intrinsic (#105822)Diana Picus6-0/+13
2024-09-05[AMDGPU] V_SET_INACTIVE optimizations (#98864)Carl Ritson1-2/+5
2024-07-15Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and fol...Matt Arsenault4-6/+14
2024-07-14Revert "AMDGPU: Move attributor into optimization pipeline (#83131)" and foll...dyung4-14/+6
2024-07-14AMDGPU: Move attributor into optimization pipeline (#83131)Matt Arsenault4-6/+14
2024-03-18[MachineFrameInfo] Refactoring around computeMaxcallFrameSize() (NFC) (#78001)Jonas Paulsson1-0/+2
2024-02-09[AMDGPU] Don't fix the scavenge slot at offset 0 (#79136)Diana Picus2-3/+3
2024-02-05[CodeGen] Convert tests to opaque pointers (NFC)Nikita Popov7-50/+50
2024-01-18[AMDGPU] Add mark last scratch load pass (#75512)Mirko BrkuĊĦanin1-1/+13
2024-01-16[AMDGPU,test] Change llc -march= to -mtriple= (#75982)Fangrui Song23-29/+29
2023-11-30MachineVerifier: Reject extra non-register operands on instructions (#73758)Matt Arsenault2-26/+0
2023-08-21[AMDGPU] Add IsChainFunction to the MachineFunctionInfoDiana Picus6-0/+13
2023-08-20[GlobalISel] introduce MIFlag::NoConvergentSameer Sahasrabuddhe2-0/+28
2023-08-04[AMDGPU] Change syncscopes.mir not to use undefined cpol bits. NFC.Stanislav Mekhanoshin1-6/+6
2023-07-31Reapply "[CodeGen]Allow targets to use target specific COPY instructions for ...Matt Arsenault1-1/+1
2023-07-26Revert "[CodeGen]Allow targets to use target specific COPY instructions for l...Vitaly Buka1-1/+1
2023-07-21[Support] Implement LLVM_ENABLE_REVERSE_ITERATION for StringMapFangrui Song1-0/+1
2023-07-07[AMDGPU][SILowerSGPRSpills] Spill SGPRs to virtual VGPRsChristudasan Devadasan1-1/+1
generated by cgit v1.1 at 2026-01-10 15:31:58 +0000