aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/AsmParser
AgeCommit message (Expand)AuthorFilesLines
16 hours[AMDGPU] Add fp8/bf8 conversion instructions for gfx1170 (#180191)Mirko Brkušanin1-1/+15
21 hoursAMDGPU: Add syntax for s_wait_event values (#180272)Matt Arsenault1-3/+42
4 days[AMDGPU] Move magic strings used for WMMA modifiers (NFC) (#180201)Mirko Brkušanin1-15/+7
5 days[AMDGPU][MC] Allow nodone etc. in exp instructions (#172749)Jun Wang1-4/+18
2026-01-26[AMDGPU] Add FeatureGFX13 and SMEM encoding for gfx13 (#177567)Mariusz Sikora1-7/+13
2026-01-20[AMDGPU] Fix inline constant encoding for `v_pk_fmac_f16` (#176659)Shilei Tian1-0/+8
2025-11-25AMDGPU: Use RegClassByHwMode to manage GWS operand special case (#169373)Matt Arsenault1-0/+5
2025-11-14[AMDGPU][MC] Disallow nogds in ds_gws_* instructions (#166873)Jun Wang1-0/+6
2025-11-11[AMDGPU] Use MCRegister instead of unsigned. NFC (#167558)Craig Topper1-6/+7
2025-11-05Revert "[AMDGPU][MC] GFX9 - Support NV bit in FLAT instructions in pre-GFX90A...Kewen Meng1-13/+1
2025-11-05[AMDGPU][MC] GFX9 - Support NV bit in FLAT instructions in pre-GFX90A (#15423...Jun Wang1-1/+13
2025-10-27[AMDGPU][AsmParser]: Use dummy operand for parsing buffer_ SWZ operand. (#165...Jeffrey Byrnes1-0/+3
2025-10-23[AMDGPU] Remove validation of s_set_vgpr_msb range (#164888)Stanislav Mekhanoshin1-20/+0
2025-10-08[AMDGPU][MC] Do not inline lit()/lit64() operands. (#162137)Ivan Kosarev1-51/+34
2025-10-08[AMDGPU][MC] Avoid creating lit64() operands unless asked or needed. (#161191)Ivan Kosarev1-25/+47
2025-10-08AMDGPU: Use RegClassByHwMode to manage operand VGPR operand constraints (#158...Matt Arsenault1-11/+19
2025-10-06[AMDGPU][MC] GFX9 - allow op_sel in v_interp_p2_f16 (#150712)Jun Wang1-23/+40
2025-09-26[NFC][LLVM] Pass/return SMLoc by value instead of const reference (#160797)Rahul Joshi1-13/+11
2025-09-25AMDGPU: Ensure both wavesize features are not set (#159234)Matt Arsenault1-12/+21
2025-09-24[AMDGPU][AsmParser] Introduce MC representation for lit() and lit64(). (#160316)Ivan Kosarev1-19/+70
2025-09-23[AMDGPU][AsmParser][NFC] Combine the Lit and Lit64 modifier flags. (#160315)Ivan Kosarev1-34/+37
2025-09-17AMDGPU: Remove subtarget feature hacking in AsmParser (#159227)Matt Arsenault1-14/+0
2025-09-16[AMDGPU][MC] Keep MCOperands unencoded. (#158685)Ivan Kosarev1-69/+12
2025-09-15[AMDGPU][AsmParser] Simplify getting source locations of operands. (#158323)Ivan Kosarev1-186/+102
2025-09-10Revert "[AMDGPU][gfx1250] Add `cu-store` subtarget feature (#150588)" (#157639)Pierre van Houtryve1-6/+0
2025-09-06AMDGPU: Check aligned vgpr feature in assembler (#156997)Matt Arsenault1-1/+1
2025-09-04[AMDGPU] Ensure positive InstOffset for buffer operations (#145504)Aleksandar Spasojevic1-3/+7
2025-09-04[AMDGPU] Fix source location for assembler warnings (#156621)Jay Foad1-1/+1
2025-09-03[AMDGPU] Define 1024 VGPRs on gfx1250 (#156765)Stanislav Mekhanoshin1-1/+14
2025-09-02[AMDGPU] Add s_set_vgpr_msb gfx1250 instruction (#156524)Stanislav Mekhanoshin1-0/+20
2025-08-26NFC: remove some instances of deprecated capture (#154884)Jeremy Kun1-1/+1
2025-08-22[AMDGPU] gfx1250 kernel descriptor update (#155008)Stanislav Mekhanoshin1-6/+18
2025-08-20[AMDGPU] report named barrier cnt part2 (#154588)Gang Chen1-0/+11
2025-08-14[AMDGPU] Don't allow wgp mode on gfx1250 (#153680)Stanislav Mekhanoshin1-2/+3
2025-08-11[AMDGPU] Per-subtarget DPP instruction classification (#153096)Stanislav Mekhanoshin1-4/+6
2025-08-07[AMDGPU] Restrict packed math FP32 instructions to read only one SGPR per ope...Stanislav Mekhanoshin1-0/+37
2025-08-05[AMDGPU] Add MC support for new gfx1250 src_flat_scratch_base_lo/hi (#152203)Stanislav Mekhanoshin1-40/+49
2025-08-04[AMDGPU] gfx1250 v_wmma_ld_scale instructions (#152010)Stanislav Mekhanoshin1-0/+84
2025-07-31[AMDGPU] Add v_cvt_scale_pk8_* gfx1250 instructions (#151616)Stanislav Mekhanoshin1-0/+6
2025-07-31[AMDGPU] Add gfx1250 cvt_pk|sr_fp8|bf8_f32 instructions (#151595)Stanislav Mekhanoshin1-5/+10
2025-07-30[AMDGPU] Add v_cvt_sr|pk_bf8|fp8_f16 gfx1250 instructions (#151415)Stanislav Mekhanoshin1-1/+23
2025-07-29[AMDGPU][gfx1250] Add `cu-store` subtarget feature (#150588)Pierre van Houtryve1-0/+6
2025-07-21[AMDGPU] MC support for gfx1250 scale_offset modifier (#149881)Stanislav Mekhanoshin1-1/+27
2025-07-21[AMDGPU] Verify asm VGPR alignment on gfx1250 (#149880)Stanislav Mekhanoshin1-2/+34
2025-07-21AMDGPU: Support v_wmma_f32_16x16x128_f8f6f4 on gfx1250 (#149684)Changpeng Fang1-0/+79
2025-07-18[AMDGPU] Support nv memory instructions modifier on gfx1250 (#149582)Stanislav Mekhanoshin1-1/+25
2025-07-15[AMDGPU] Use a range-based for loop (NFC) (#148767)Kazu Hirata1-2/+2
2025-07-15AMDGPU: Implement MC layer support for gfx1250 wmma instructions. (#148570)Changpeng Fang1-3/+35
2025-07-11[AMDGPU] MC support for v_fmaak_f64/v_fmamk_f64 gfx1250 intructions (#148282)Stanislav Mekhanoshin1-4/+24
2025-07-10[AMDGPU] VOPD/VOPD3 changes for gfx1250 (#147602)Stanislav Mekhanoshin1-22/+185
generated by cgit v1.1 at 2026-02-10 05:23:37 +0000