aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU
AgeCommit message (Expand)AuthorFilesLines
2026-02-12[NFC][AMDGPU] Remove unused `getLDSSize` (#181133)Juan Manuel Martinez Caamaño1-8/+0
2026-02-12[NFC][AMDGPU] Remove unused/unimplemented `getWavesPerEU` variants (#181131)Juan Manuel Martinez Caamaño2-17/+0
2026-02-12Reapply "[MC][TableGen] Expand Opcode field of MCInstrDesc" (#180321) (#180954)sstipano8-129/+129
2026-02-12[AMDGPU][Scheduler] Fix inconsistent MI slots after rematerialization revert ...Lucas Ramirez2-38/+50
2026-02-11[AMDGPU][ISel] `setcc` peephole for comparisons with upper 32 bits of a 64-bi...zGoldthorpe1-0/+20
2026-02-11[AMDGPU][GlobalIsel] Add register bank legalization rules for buffer atomic i...Syadus Sefat1-1/+4
2026-02-11[AMDGPU] Treat F64 TRANS instructions as VALU for S_DELAY_ALU insertion (#180...Jay Foad1-1/+3
2026-02-11AMDGPU/GlobalISel: RegBankLegalize for global atomic ordered add (#180829)vangthao951-0/+3
2026-02-11[AMDGPU] Add known bits for G_AMDGPU_COPY_SCC_VCC (#180560)vangthao951-0/+5
2026-02-11[AMDGPU] Introduce asyncmark/wait intrinsics (#180467)Sameer Sahasrabuddhe4-14/+300
2026-02-11[AMDGPU] Asynchronous loads from global/buffer to LDS on pre-GFX12 (#180466)Sameer Sahasrabuddhe9-37/+115
2026-02-10[AMDGPU] Fix LDS address correction in promoteConstantOffsetToImm for async s...Alexander Weinrauch1-8/+14
2026-02-10[AMDGPU] Use enum instead of literal for MadFmaMixFP16Pats (#180802)hjagasiaAMD1-3/+3
2026-02-10[AMDGPU] Clean up VOP3PWMMA_Profile by removing XF32 related stuff (#180688)Changpeng Fang1-70/+66
2026-02-10AMDGPU/GlobalISel: RegBankLegalize rules for buffer atomic cmpswap (#180666)vangthao951-0/+6
2026-02-10[AMDGPU][NFC] Use RegisterOperand instead of RegisterClass (#180574)Ryan Mitchell3-101/+101
2026-02-10[AMDGPU] Add dot4 fp8/bf8 instructions for gfx1170 (#180516)Mirko Brkušanin2-6/+7
2026-02-10[AMDGPU] Add legalization rules for atomicrmw max/min ops (#180502)Anshil Gandhi1-7/+10
2026-02-10[AMDGPU] Add intrinsic exposing s_alloc_vgpr (#163951)Diana Picus5-2/+41
2026-02-09[AMDGPU] Non convergent instruction does not depend on EXEC. NFCI. (#179821)Stanislav Mekhanoshin1-0/+4
2026-02-09AMDGPU/GlobalISel: Regbanklegalize rules for G_FSQRT (#179817)vangthao951-0/+6
2026-02-09[AMDGPU][SIInsertWaitcnt][NFC] Access Waitcnt elements using InstCounterType ...vporpo3-81/+110
2026-02-09[AMDGPU] Enable sinking of free vector ops that will be folded into their use...Gheorghe-Teodor Bercea1-1/+53
2026-02-09AMDGPU/GlobalISel: RegBankLegalize rules for amdgcn_sffbh (#180099)vangthao951-0/+4
2026-02-09AMDGPU/GlobalISel: Regbanklegalize rules for buffer atomic swap (#180265)vangthao951-0/+4
2026-02-09[AMDGPU] Add legalization rules for G_ATOMICRMW_FADD (#175257)Anshil Gandhi1-0/+22
2026-02-09[AMDGPU] Fix instruction size for 64-bit literal constant operands (#180387)Shilei Tian1-1/+8
2026-02-09[AMDGPU] Add fp8/bf8 conversion instructions for gfx1170 (#180191)Mirko Brkušanin5-23/+45
2026-02-09[AMDGPU] Fix V_INDIRECT_REG_READ_GPR_IDX expansion with immediate index (#179...Petr Kurapov1-2/+1
2026-02-09[AMDGPU] Remove `NoNaNsFPMath` uses (#180469)paperchalice2-9/+2
2026-02-09[AMDGPU][GFX12.5] Reimplement monitor load as an atomic operation (#177343)Pierre van Houtryve7-40/+118
2026-02-09AMDGPU: Add syntax for s_wait_event values (#180272)Matt Arsenault8-4/+93
2026-02-09AMDGPU: Add llvm.amdgcn.s.wait.event intrinsic (#180170)Matt Arsenault1-4/+2
2026-02-09[SelectionDAGBuilder] Remove NoNaNsFPMath uses (#169904)paperchalice4-8/+8
2026-02-08Revert "[NFC][LiveStacks] Use vectors instead of map and unordred_map" (#180421)Qinkun Bao2-6/+5
2026-02-07[AMDGPU][SIInsertWaitcnts][NFC] Make a few WaitcntBracket member functions pr...vporpo1-19/+24
2026-02-07[AMDGPU][GlobalISel] Add lowering for G_FMODF (#180152)Alex Wang1-0/+10
2026-02-07[NFC][LiveStacks] Use vectors instead of map and unordred_map (#165477)Ralender2-5/+6
2026-02-07[AMDGPU] Fix pattern selecting fmul to v_fma_mix_f32 (#180210)Jay Foad1-3/+2
2026-02-07[AMDGPU] Optimize S_OR_B32 to S_ADDK_I32 where possible (#177949)Iasonaskrpr1-15/+16
2026-02-06Revert "[MC][TableGen] Expand Opcode field of MCInstrDesc" (#180321)Vladimir Vereschaka8-129/+129
2026-02-06[AMDGPU] Add DPP16 Row Share optimization for llvm.amdgcn.wave.shuffle (#177470)Domenic Nutile2-0/+93
2026-02-06[MC][TableGen] Expand Opcode field of MCInstrDesc (#179652)sstipano8-129/+129
2026-02-06[NFC][AMDGPU] Remove pass initialization from pass constructors (#180149)Rahul Joshi15-56/+17
2026-02-06[AMDGPU][GlobalISel] Fix D16 buffer load RegBankLegalize rules (#179982)vangthao951-5/+8
2026-02-06[AMDGPU] Move magic strings used for WMMA modifiers (NFC) (#180201)Mirko Brkušanin3-57/+30
2026-02-06[AMDGPU] Support v_lshl_add_u64 with non-constant shift amount (#179904)Frederik Harwath1-12/+6
2026-02-06[AMDGPU] Fix and simplify patterns selecting fsub to v_fma_mix_f32 (#180169)Jay Foad8-50/+11
2026-02-06AMDGPU: Correct value and name for ID_RTN_SAVE_WAVE_HAS_TDM (#180181)Matt Arsenault2-2/+2
2026-02-06[AMDGPU] Define new target gfx1170 (#180185)Mirko Brkušanin3-0/+11
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-16 11:49:48 +0000