aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2023-03-30aarch64: Move w12-w15 range check to libopcodesRichard Sandiford1-6/+20
2023-03-30aarch64: Move ZA range checks to aarch64-opc.cRichard Sandiford3-25/+67
2023-03-30aarch64: Make indexed_za use 64-bit immediatesRichard Sandiford1-3/+3
2023-03-30aarch64: Rename za_tile_vector to za_indexRichard Sandiford3-36/+36
2023-03-30aarch64: Treat ZA as a registerRichard Sandiford2-2/+2
2023-03-30aarch64: Make SME instructions use F_STRICTRichard Sandiford3-57/+62
2023-03-30aarch64: Restrict range of PRFM opcodesRichard Sandiford1-0/+9
2023-03-30aarch64: Fix PSEL opcode maskRichard Sandiford1-1/+1
2023-03-30aarch64: Add sme-i16i64 and sme-f64f64 aliasesRichard Sandiford1-22/+22
2023-03-21RISC-V: Fix disassemble fetch fail return value.Jiawei1-2/+2
2023-03-20x86: drop "shimm" special case template expansionsJan Beulich1-15/+15
2023-03-20x86: VexVVVV is now merely a booleanJan Beulich3-260/+247
2023-03-20x86: re-work build_modrm_byte()'s register assignmentJan Beulich2-57/+57
2023-03-20Revert "segfault at i386-dis.c:9815"Alan Modra1-9/+4
2023-03-19segfault at i386-dis.c:9815Alan Modra1-4/+9
2023-03-16cpu/mem.opc whitespace tidyAlan Modra2-24/+23
2023-03-15Fix an illegal memory access when disassembling a corrupt MeP file.Nick Clifton2-0/+19
2023-03-15Fix an illegal memory access when disassebling a corrupt ARM file.Nick Clifton2-5/+17
2023-02-28[Aarch64] Add Binutils support for MECRichard Ball2-0/+13
2023-02-27Updated Serbian translations for gold, gprof and opcodes sub-directoriesNick Clifton1-300/+301
2023-02-25opcodes/m68k: enable libopcodes styling for GDBAndrew Burgess1-0/+5
2023-02-24x86: MONITOR/MWAIT are not SSE3 insnsJan Beulich5-7148/+7161
2023-02-24x86-64: don't permit LAHF/SAHF with "generic64"Jan Beulich5-5127/+5166
2023-02-24x86: have insns acting on segment selector values allow for consistent operandsJan Beulich2-897/+964
2023-02-24x86: restrict insn templates accepting negative 8-bit immediatesJan Beulich2-154/+154
2023-02-22x86-64: LAR and LSL don't need REX.WJan Beulich2-8/+8
2023-02-22x86: optimize BT{,C,R,S} $imm,%regJan Beulich2-8/+8
2023-02-20opcodes: style m68k disassembler outputAndreas Schwab1-116/+238
2023-02-14x86: {LD,ST}TILECFG use an extension opcodeJan Beulich2-4/+4
2023-02-13PR30120: fix x87 fucomp misassembledMichael Matz2-2/+2
2023-02-13opcodes/mips: disassemble unknown micromips instructions as two shortsAndrew Burgess1-5/+8
2023-02-10x86: drop use of VEX3SOURCESJan Beulich4-7676/+3850
2023-02-10x86: drop use of XOP2SOURCESJan Beulich3-29/+27
2023-02-10x86: limit use of XOP2SOURCESJan Beulich2-5/+5
2023-02-10x86: move (and rename) opcodespace attributeJan Beulich3-10991/+11023
2023-02-03bpf: fix error conversion from long unsigned int to unsigned int [-Werror=ove...Guillermo E. Martinez2-26/+30
2023-02-03RISC-V: don't disassemble unrecognized insns as .byteJan Beulich1-30/+20
2023-01-31RISC-V: make C-extension JAL available again for (32-bit) assemblyJan Beulich1-1/+1
2023-01-27x86: use ModR/M for FPU insns with operandsJan Beulich3-216/+216
2023-01-27opcodes: suppress internationalization on build helper toolsJan Beulich3-47/+2
2023-01-27x86: remove internationalization from i386-gen.cJan Beulich1-26/+23
2023-01-20x86: split i386-gen's opcode hash entry structJan Beulich1-23/+28
2023-01-20x86: embed register and alike names in disassemblerJan Beulich1-34/+34
2023-01-20x86: embed register names in reg_entryJan Beulich1-1/+1
2023-01-20x86: absorb allocation in i386-genJan Beulich1-2/+5
2023-01-20x86: re-use insn mnemonic strings as much as possibleJan Beulich3-4534/+4216
2023-01-20x86: move insn mnemonics to a separate tableJan Beulich6-3835/+8549
2023-01-03opcodes: xtensa: fix jump visualization for FLIXMax Filippov1-3/+20
2023-01-03opcodes: xtensa: implement styled disassemblyMax Filippov1-11/+22
2023-01-03Updated translations for various languages and sub-directoriesNick Clifton4-1544/+1453
generated by cgit v1.1 at 2024-11-20 08:44:03 +0000