aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/aarch64/atomics.md
AgeCommit message (Expand)AuthorFilesLines
2024-01-03Update copyright years.Jakub Jelinek1-1/+1
2023-12-05aarch64: Add support for SME2 intrinsicsRichard Sandiford1-1/+1
2023-10-24aarch64: Avoid bogus atomics matchRichard Sandiford1-1/+1
2023-04-18aarch64: Add QI -> HI zero-extension for LDAPRKyrylo Tkachov1-3/+3
2023-01-16Update copyright years.Jakub Jelinek1-1/+1
2022-11-18aarch64: Fix LDAPURS assembly outputKyrylo Tkachov1-1/+1
2022-11-18aarch64: Fix up LDAPR codegenKyrylo Tkachov1-3/+3
2022-11-17aarch64: Add mode size check on LDAPR-extend patternsKyrylo Tkachov1-2/+2
2022-11-15aarch64: Add support for widening LDAPR instructionsAndre Vieira1-0/+22
2022-11-15aarch64: Enable the use of LDAPR for load-acquire semanticsAndre Vieira1-1/+32
2022-10-06aarch64: Remove redundant zero-extends with LDARKyrylo Tkachov1-0/+17
2022-01-03Update copyright years.Jakub Jelinek1-1/+1
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-03-31aarch64: Fix up aarch64_compare_and_swaphi pattern [PR94368]Jakub Jelinek1-1/+4
2020-01-17[AArch64] Fix shrinkwrapping interactions with atomics (PR92692)Wilco Dijkstra1-10/+10
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-09-23[AArch64] Fix memmodel index in aarch64_store_exclusive_pairRichard Sandiford1-1/+1
2019-09-19aarch64: Implement -moutline-atomicsRichard Henderson1-8/+86
2019-09-19aarch64: Implement TImode compare-and-swapRichard Henderson1-5/+88
2019-07-03[AArch64] Remove constraint strings from define_expand constructsDennis Zhang1-18/+18
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-11-21re PR target/87839 (ICE in final_scan_insn_1, at final.c:3070)Jakub Jelinek1-1/+1
2018-10-31aarch64: Remove early clobber from ATOMIC_LDOP scratchRichard Henderson1-1/+13
2018-10-31aarch64: Improve atomic-op lse generationRichard Henderson1-93/+104
2018-10-31aarch64: Improve swp generationRichard Henderson1-34/+15
2018-10-31aarch64: Improve cas generationRichard Henderson1-8/+11
2018-10-31aarch64: Simplify LSE cas generationRichard Henderson1-88/+33
2018-09-19[AARCH64] Use STLUR for atomic_storeMatthew Malcomson1-3/+6
2018-08-02[gen/AArch64] Generate helpers for substituting iterator values into pattern ...Richard Sandiford1-12/+12
2018-07-16[Patch AArch64] Add early clobber for aarch64_store_exclusive.Ramana Radhakrishnan1-1/+1
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2017-06-21[AArch64] Fix atomic_cmp_exchange_zero_reg_1.c with +lseKyrylo Tkachov1-4/+4
2017-06-06[AArch64] Allow const0_rtx operand for atomic compare-exchange patternsKyrylo Tkachov1-4/+4
2017-01-01Update copyright years.Jakub Jelinek1-1/+1
2016-07-04[AArch64] Renaming ARMv8.1 to ARMv8.1-A in comments and documentationsJiong Wang1-1/+1
2016-01-04Update copyright years.Jakub Jelinek1-1/+1
2015-12-202015-12-20 Andrew Pinsi <apinski@cavium.com>Andrew Pinski1-1/+1
2015-12-04atomics.md (atomic_store<mode>): Use predicate aarch64_sync_memory_operand.Bin Cheng1-1/+1
2015-11-10[AArch64] Move iterators from atomics.md to iterators.mdMatthew Wahab1-28/+0
2015-09-22[AArch64] Use atomic load-operate instructions for update-fetch patterns.Matthew Wahab1-4/+51
2015-09-22[AArch64] Use atomic load-operate instructions for fetch-update patterns.Matthew Wahab1-9/+92
2015-09-22[AArch64] Add atomic load-operate instructions.Matthew Wahab1-0/+41
2015-09-22[AArch64] Use atomic instructions for swap and fetch-update operations.Matthew Wahab1-4/+67
2015-08-14re PR target/67143 (ICE (could not split insn) on aarch64-linux-gnu)Matthew Wahab1-3/+3
2015-08-13* config/aarch64/aarch64-protos.hMatthew Wahab1-7/+110
2015-05-12re PR target/65697 (__atomic memory barriers not strong enough for __sync bui...Andrew MacLeod1-24/+14
2015-01-05Update copyright years.Jakub Jelinek1-1/+1
2014-11-04[AArch64] Fix predicate and constraint mismatch in logical atomic operationsMichael Collison1-6/+6
2014-01-02Update copyright years in gcc/Richard Sandiford1-1/+1
2013-01-10Update copyright years in gcc/Richard Sandiford1-1/+1
generated by cgit v1.1 at 2024-09-02 19:46:34 +0000