index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
csrs.h
Age
Commit message (
Expand
)
Author
Files
Lines
2024-07-06
refactor: Add specialized hstatus_csr_t
YenHaoChen
1
-0
/
+7
2024-07-19
Merge pull request #1724 from chihminchao/cif-sse-fix
Andrew Waterman
1
-3
/
+6
2024-07-18
The senvcfg.SSE will read (only) as zero when menvcfg.SSE is 0
Binno
1
-3
/
+6
2024-07-17
zkr: entropy source access control for seed csr
Binno
1
-0
/
+2
2024-07-06
Add Ssdbltrp
Ved Shanbhogue
1
-7
/
+13
2024-04-29
Merge pull request #1648 from YenHaoChen/pr-hstateen
Andrew Waterman
1
-1
/
+3
2024-04-29
add hlvx pmp protect to fix issue 1557
xinyuwang-sifive
1
-1
/
+1
2024-04-23
Smstateen: Ignore writes to read-only hstateen*[n] bits when mstateen*[n]=0
YenHaoChen
1
-1
/
+3
2024-04-18
Add Zicfiss extension from CFI extension, v0.4.0
SuHsien Ho
1
-0
/
+7
2024-04-09
Ignore writes to henvcfg fields (PBMTE, STCE, and ADUE) when read-only 0
YenHaoChen
1
-0
/
+3
2024-03-06
Zicfilp: Preserve expected landing pad state on traps
Ming-Yi Lai
1
-1
/
+2
2024-03-06
Zicfilp: Add CSR fields
Ming-Yi Lai
1
-0
/
+6
2024-02-06
Fix hvip.VSEIP and hvip.VSTIP, so they don't observe platform-specific interr...
YenHaoChen
1
-1
/
+12
2023-12-30
Add srmcfg CSR
Ved Shanbhogue
1
-0
/
+7
2023-11-24
stimecmp: perform menvcfg.STCE permission check when accessing vstimecmp in H...
YenHaoChen
1
-0
/
+1
2023-08-14
rename *envcfg.HADE to *envcfg.ADUE
Ved Shanbhogue
1
-1
/
+1
2023-07-26
Add Smcntrpmf functionality
Atul Khare
1
-1
/
+21
2023-07-25
Merge pull request #1383 from rivosinc/sscrind_feature
Andrew Waterman
1
-0
/
+28
2023-07-25
legalize henvcfg.CBIE
YenHaoChen
1
-1
/
+1
2023-07-25
legalize senvcfg.CBIE
YenHaoChen
1
-1
/
+1
2023-07-25
legalize menvcfg.CBIE
YenHaoChen
1
-0
/
+7
2023-07-19
Add Smcsrind/Sscsrind support
Atul Khare
1
-0
/
+28
2023-06-01
dscr.ebreakh is now dcsr.ebreakv[su]
Tim Newsome
1
-1
/
+2
2023-05-25
Implement dcsr.v and make DRET use it
Andrew Waterman
1
-1
/
+2
2023-03-20
Implement Smrnmi extension
Andrew Waterman
1
-0
/
+7
2023-01-27
Enable Svadu control bits in menvcfg and henvcfg
Aaron Durbin
1
-1
/
+2
2023-01-18
Instantiate tdata/tinfo as const csrs when trigger_count == 0
Jerry Zhao
1
-2
/
+0
2022-12-15
Split decode.h into public decode.h and private decode_macros.h
Jerry Zhao
1
-0
/
+2
2022-12-09
refactor: add tdata3_csr_t; preparation for CSR textra
YenHaoChen
1
-0
/
+8
2022-12-05
refactor: add custom CSR class, mevent_csr_t
YenHaoChen
1
-0
/
+7
2022-11-22
Add tinfo register.
Tim Newsome
1
-0
/
+8
2022-11-17
add support for zcmt
Weiwei Li
1
-0
/
+6
2022-10-04
Suppress most unused variable warnings
Andrew Waterman
1
-1
/
+1
2022-10-04
Fix remaining ignored-qualifiers warning
Andrew Waterman
1
-1
/
+1
2022-09-20
Merge pull request #1036 from plctlab/plct-sscofpmf-dev
Andrew Waterman
1
-0
/
+9
2022-08-11
Unify PMPCFGx behaviour with PMPADDRx where PMP is disabled (#1068)
Greg Chadwick
1
-0
/
+1
2022-08-09
add support for sscofpmf extension v0.5.2
Weiwei Li
1
-0
/
+9
2022-08-08
Merge pull request #1059 from plctlab/plct-stateen-fix
Andrew Waterman
1
-6
/
+0
2022-08-03
Add Sstc support. (#1057)
i2h2
1
-1
/
+16
2022-08-03
add stateen related check to frm/fflags and then apply to fcsr implicitly
Weiwei Li
1
-6
/
+0
2022-07-21
Merge pull request #1040 from plctlab/plct-priv-dev
Andrew Waterman
1
-7
/
+10
2022-07-21
add support for time/timeh/htimedelta/htimedeltah csrs
Weiwei Li
1
-0
/
+15
2022-07-21
modify minstret/mcycle/minstreth/mcycleh to reuse rv32_low/high_csr_t
Weiwei Li
1
-14
/
+2
2022-07-18
Merge pull request #1041 from plctlab/plct-new-csrs
Andrew Waterman
1
-0
/
+1
2022-07-17
extract the progress of computing the inital value of mstatus into
Weiwei Li
1
-0
/
+1
2022-07-15
Merge pull request #1043 from YenHaoChen/pr-conditionalize-epmp
Andrew Waterman
1
-0
/
+1
2022-07-13
Add proxy for accessing the low 32 bits of a 64-bit CSR
Scott Johnson
1
-0
/
+15
2022-07-13
Remove no-longer-needed mask from rv32_high_csr_t
Scott Johnson
1
-1
/
+0
2022-07-13
Remove unnecessary mask from rv32_high_csr_t constructor
Scott Johnson
1
-2
/
+2
2022-07-13
Add verify_permissions() for mseccfg_csr_t
YenHaoChen
1
-0
/
+1
[next]