aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/VOP3Instructions.td
AgeCommit message (Expand)AuthorFilesLines
2 days[AMDGPU] v_cvt_scalef32_sr_pk16_* gfx1250 instructions (#151810)Stanislav Mekhanoshin1-0/+12
2 days[AMDGPU] v_cvt_scalef32_pk16_* gfx1250 instructions (#151807)Stanislav Mekhanoshin1-0/+12
2 days[AMDGPU] v_cvt_scale_pk16 gfx1250 instructions (#151804)Stanislav Mekhanoshin1-0/+12
3 days[AMDGPU] gfx1250 v_perm_pk16_* instructions (#151773)Stanislav Mekhanoshin1-0/+15
3 days[AMDGPU] gfx1250 v_cvt_scalef32_sr_pk8_* instructions (#151765)Stanislav Mekhanoshin1-0/+21
3 days[AMDGPU] gfx1250 v_cvt_scalef32_pk8_* instructions (#151758)Stanislav Mekhanoshin1-0/+23
3 days[AMDGPU] gfx1250 v_permlane_* instructions (#151749)Stanislav Mekhanoshin1-0/+39
4 days[AMDGPU] Add v_cvt_scale_pk8_* gfx1250 instructions (#151616)Stanislav Mekhanoshin1-0/+39
4 days[AMDGPU] Add gfx1250 cvt_pk|sr_fp8|bf8_f32 instructions (#151595)Stanislav Mekhanoshin1-25/+79
4 days[AMDGPU] v_cvt_sr_pk_f16_f32 gfx1250 instruction (#151482)Stanislav Mekhanoshin1-0/+3
4 days[AMDGPU] Add v_cvt_pk_f16_f32 instruction for gfx1250 (#151469)Stanislav Mekhanoshin1-0/+1
5 days[AMDGPU] Add v_cvt_sr|pk_bf8|fp8_f16 gfx1250 instructions (#151415)Stanislav Mekhanoshin1-0/+51
5 days[AMDGPU] Add V_ASHR_PK_I8_I32 and V_ASHR_PK_U8_I32 on gfx1250 (#151389)Stanislav Mekhanoshin1-0/+2
5 days[AMDGPU] Fix destination op_sel for v_cvt_scale32_* and v_cvt_sr_* (#151411)Changpeng Fang1-3/+5
5 days[AMDGPU] Add gfx1250 v_cvt_sr_pk_bf16_f32 instruction (#151385)Stanislav Mekhanoshin1-0/+2
5 days[AMDGPU] Add gfx1250 V_ADD_{MIN|MAX}_{U|I}32 instructions (#151379)Stanislav Mekhanoshin1-0/+18
5 days[AMDGPU] Fix op_sel settings for v_cvt_scale32_* and v_cvt_sr_* (#151286)Changpeng Fang1-4/+4
6 days[AMDGPU] gfx1250 V_{MIN|MAX}_{I|U}64 opcodes (#151256)Stanislav Mekhanoshin1-0/+11
6 days[AMDGPU] Bitop3 opcodes for gfx1250 (#151235)Stanislav Mekhanoshin1-13/+54
6 days[AMDGPU] Implement v_mad_u32/v_mad_nc_u|i64_u32 on gfx1250 (#151226)Stanislav Mekhanoshin1-0/+24
6 days[AMDGPU] Organize VOP3 profiles for single HasExt64BitDPP. NFC. (#151212)Stanislav Mekhanoshin1-8/+8
13 days[AMDGPU] Add support for `v_cvt_pk_bf16_f32` on gfx1250 (#150053)Shilei Tian1-0/+1
2025-07-21Reapply "[AMDGPU][MC] Allow op_sel in v_alignbit_b32 etc in GFX9 and … (#14...Jun Wang1-2/+37
2025-07-16Revert "[AMDGPU][MC] Allow op_sel in v_alignbit_b32 etc in GFX9 and GFX10 (#1...Jun Wang1-27/+2
2025-07-10[AMDGPU] VOPD/VOPD3 changes for gfx1250 (#147602)Stanislav Mekhanoshin1-3/+10
2025-07-08[AMDGPU][MC] Allow op_sel in v_alignbit_b32 etc in GFX9 and GFX10 (#142188)Jun Wang1-2/+27
2025-07-08[AMDGPU] Add FeatureIEEEMinimumMaximumInsts. NFCI. (#147594)Stanislav Mekhanoshin1-4/+4
2025-06-26[AMDGPU][MC] Allow opsel for v_max_i16 etc in GFX10 (#143982)Jun Wang1-10/+8
2025-06-24[AMDGPU] Support v_lshl_add_u64 in gfx1250 (#145591)Stanislav Mekhanoshin1-1/+8
2025-06-18[AMDGPU][True16][CodeGen] sext i16 inreg in true16 mode (#144024)Brox Chen1-0/+24
2025-06-17[AMDGPU] Fix getAsmVOP3Base call agruments. (#144572)Stanislav Mekhanoshin1-2/+8
2025-06-17[AMDGPU] Use subtarget feature for v_lshl_add_u64 pattern. NFC. (#144544)Jay Foad1-1/+1
2025-06-10[AMDGPU][True16] remove AsmVOP3OpSel (#143465)Brox Chen1-8/+2
2025-06-10AMDGPU Mark permlane instructions as convergent (#142962)Paul Trojahn1-2/+2
2025-06-09[AMDGPU] Autogenerate bitop3 asm and dags. NFCI. (#143430)Stanislav Mekhanoshin1-12/+1
2025-06-09[AMDGPU] Autogenerate dst bytesel asm. NFCI. (#143429)Stanislav Mekhanoshin1-0/+2
2025-06-04[AMDGPU][True16][MC][CodeGen] true16 mode for v_cvt_pk_bf8/fp8_f32 (#141881)Brox Chen1-4/+66
2025-06-02[AMDGPU] Add UniformBinFrag to SALU fminimum/fmaximum patterns. NFCI. (#142169)Jay Foad1-4/+4
2025-05-16[AMDGPU] Automate creation of byte_sel dags. NFCI. (#140155)Stanislav Mekhanoshin1-10/+1
2025-05-15[AMDGPU] Cleanup bytesel variables. NFC. (#140131)Stanislav Mekhanoshin1-1/+0
2025-05-07[AMDGPU] Fix regclass check for PackedF32InputMods in AsmParser. (#138767)Stanislav Mekhanoshin1-1/+1
2025-04-04AMDGPU: Add round-to-odd rounding during f64 to bf16 conversion (#133995)Changpeng Fang1-5/+0
2025-03-31[AMDGPU] Add subtarget feature for v_lshl_add_u64. NFC. (#133723)Jay Foad1-1/+1
2025-03-27[AMDGPU] Simplify VOP3_CVT_PK_F8_F32_Profile. NFC. (#133328)Stanislav Mekhanoshin1-21/+10
2025-03-27[AMDGPU] Trim traling blank in VOP3Instructions.td. NFC. (#133330)Stanislav Mekhanoshin1-1/+1
2025-03-07AMDGPU: Fix gfx950 ashr pk i8/u8 patterns (#130040)Matt Arsenault1-4/+4
2025-02-27[AMDGPU][True16][MC] true16 for v_alignbit_b32 (#119409)Brox Chen1-3/+6
2025-02-21AMDGPU: Restrict src0 to VGPRs only for certain cvt scale opcodes. (#127464)Pravin Jagtap1-2/+14
2025-02-07[AMDGPU][True16][MC][CodeGen] true16 for v_alignbyte_b32 (#125706)Brox Chen1-1/+26
2025-01-30[AMDGPU][True16][MC] true16 for v_mad_u/i32_u/i16 (#124781)Brox Chen1-4/+4
generated by cgit v1.1 at 2025-08-04 22:29:16 +0000