aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/AMDGPU.td
AgeCommit message (Expand)AuthorFilesLines
3 days[AMDGPU] gfx1250 v_perm_pk16_* instructions (#151773)Stanislav Mekhanoshin1-0/+10
5 days[AMDGPU] Add gfx1250 V_ADD_{MIN|MAX}_{U|I}32 instructions (#151379)Stanislav Mekhanoshin1-0/+4
6 days[AMDGPU] Implement v_mad_u32/v_mad_nc_u|i64_u32 on gfx1250 (#151226)Stanislav Mekhanoshin1-0/+7
6 days[AMDGPU] Support f64 atomics on gfx1250 (#151172)Changpeng Fang1-1/+1
7 days[AMDGPU][gfx1250] Add `cu-store` subtarget feature (#150588)Pierre van Houtryve1-0/+7
11 days[AMDGPU] Select VMEM prefetch for llvm.prefetch on gfx1250 (#150493)Stanislav Mekhanoshin1-0/+6
11 days[AMDGPU] gfx1250 flat and global prefetch MC support (#150455)Stanislav Mekhanoshin1-0/+10
11 days[AMDGPU] Support V_FMA_MIX*_BF16 instructions on gfx1250 (#150381)Changpeng Fang1-0/+10
12 days[AMDGPU] Support V_PK_MIN3/MAX3_NUM_F16 on gfx1250 (#150326)Changpeng Fang1-0/+11
12 days[AMDGPU] Add V_ADD|SUB|MUL_U64 gfx1250 opcodes (#150291)Stanislav Mekhanoshin1-0/+8
12 daysAMDGPU: Support packed bf16 instructions on gfx1250 (#150283)Changpeng Fang1-0/+10
13 daysAMDGPU: Support V_PK_ADD_{MIN|MAX}_{I|U}16 and V_{MIN|MAX}3_{I|U}16 on gfx125...Changpeng Fang1-0/+8
2025-07-21[AMDGPU][True16] turn on true16 for all gfx11 devices (#143518)Brox Chen1-3/+3
2025-07-17[AMDGPU] Add support for `v_tanh_f32` on gfx1250 (#149360)Shilei Tian1-0/+10
2025-07-16[AMDGPU] gfx1250 MC support for FLAT GVS addressing (#149173)Stanislav Mekhanoshin1-0/+10
2025-07-15[AMDGPU] Use S_ADD_PC_I64 for long branches in gfx1250 (#148961)Stanislav Mekhanoshin1-0/+3
2025-07-14[AMDGPU] Add support for `v_tanh_bf16` on gfx1250 (#147425)Shilei Tian1-0/+10
2025-07-11[AMDGPU] MC support for v_fmaak_f64/v_fmamk_f64 gfx1250 intructions (#148282)Stanislav Mekhanoshin1-0/+4
2025-07-09[AMDGPU] gfx1250: MC support for 64-bit literals (#147861)Stanislav Mekhanoshin1-0/+10
2025-07-09[AMDGPU] gfx1250 MC support for v_mov_b64 (#147859)Stanislav Mekhanoshin1-0/+4
2025-07-08[AMDGPU] Add FeatureIEEEMinimumMaximumInsts. NFCI. (#147594)Stanislav Mekhanoshin1-2/+13
2025-07-08[AMDGPU] Add support for `v_cvt_f32_fp8` on gfx1250 (#147579)Shilei Tian1-0/+13
2025-07-01AMDGPU: Implement ds_atomic_async_barrier_arrive_b64/ds_atomic_barrier_arrive...Changpeng Fang1-0/+10
2025-06-26AMDGPU: Add MC layer support for load transpose instructions for gfx1250 (#14...Changpeng Fang1-0/+10
2025-06-24AMDGPU: Remove LDS-direct(param)-loads and VINTERP ops from gfx1250 support (...Changpeng Fang1-1/+1
2025-06-24AMDGPU: Remove export and related instructions from gfx1250 support (#145624)Changpeng Fang1-1/+1
2025-06-24AMDGPU: Remove Formatted MUBUF instructions from gfx1250 support (#145590)Changpeng Fang1-0/+3
2025-06-24AMDGPU: Remove MTBUF instructions from gfx1250 support (#145563)Changpeng Fang1-0/+3
2025-06-24[AMDGPU] Replace dynamic VGPR feature with attribute (#133444)Diana Picus1-0/+2
2025-06-22[AMDGPU] Add s_setprio_inc_wg gfx1250 instruction (#145152)Stanislav Mekhanoshin1-0/+10
2025-06-21[AMDGPU] Rename call instructions from b64 to i64 (#145103)Stanislav Mekhanoshin1-0/+20
2025-06-20[AMDGPU] Add s_wait_xcnt gfx1250 instruction (#145086)Stanislav Mekhanoshin1-0/+10
2025-06-19[AMDGPU] Initial support for gfx1250 target. (#144965)Stanislav Mekhanoshin1-0/+53
2025-05-27[AMDGPU][True16] set true16 mode as default on gfx110x (#140736)Brox Chen1-1/+2
2025-05-22[AMDGPU] Introduce FeatureISAVersion11_5_Common. NFC. (#141061)Jay Foad1-17/+12
2025-04-29[AMDGPU][NFC] Remove duplicate features in gfx908/909/90a (#137902)Min-Yih Hsu1-4/+2
2025-04-25Reland [AMDGPU] Support block load/store for CSR #130013 (#137169)Diana Picus1-0/+8
2025-04-23Revert "[AMDGPU] Support block load/store for CSR" (#136846)Diana Picus1-8/+0
2025-04-23[AMDGPU] Support block load/store for CSR (#130013)Diana Picus1-0/+8
2025-04-10[AMDGPU] Add support for point sample accel out of order returns (#127991)David Stuttard1-3/+12
2025-04-02[AMDGPU] Use a target feature to enable __builtin_amdgcn_global_load_lds on g...Juan Manuel Martinez Caamaño1-2/+8
2025-03-31[AMDGPU] Add subtarget feature for v_lshl_add_u64. NFC. (#133723)Jay Foad1-1/+9
2025-03-19[AMDGPU] Support image_bvh8_intersect_ray instruction and intrinsic. (#130041)Mariusz Sikora1-6/+6
2025-03-19[AMDGPU] Update target helpers & GCNSchedStrategy for dynamic VGPRs (#130047)Diana Picus1-0/+6
2025-03-19[AMDGPU] Add intrinsic and MI for image_bvh_dual_intersect_ray (#130038)Mariusz Sikora1-1/+11
2025-03-18[AMDGPU] Add SubtargetFeature for dynamic VGPR mode (#130030)Diana Picus1-0/+6
2025-03-07[AMDGPU] Add safe-smem-prefetch SubtargetFeature off by default (#130050)Mariusz Sikora1-0/+6
2025-03-07[AMDGPU] Fix edge case of buffer OOB handling (#115479)Piotr Sobczak1-0/+6
2025-02-19[AMDGPU] Remove FeatureForceStoreSC0SC1 (#126878)Fabian Ritter1-6/+0
2025-02-19[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)Fabian Ritter1-22/+0
generated by cgit v1.1 at 2025-08-05 04:06:10 +0000