aboutsummaryrefslogtreecommitdiff
path: root/riscv_mem.sail
AgeCommit message (Expand)AuthorFilesLines
2018-11-29RISC-V: factor the execution trace.Prashanth Mundkur1-2/+2
2018-11-29Merge branch 'rvfi-dii' into sail2Brian Campbell1-1/+43
2018-11-12Add RVFI DII version of the RISC-V simulator for TestRIGBrian Campbell1-1/+43
2018-11-07Move inline forall in function definitionsAlasdair Armstrong1-5/+5
2018-10-13Adapt checked_mem_read to have acquire/release/reserve arguments soChristopher Pulte1-9/+9
2018-09-06Coq: fill in a few more RISC-V axiomsBrian Campbell1-16/+16
2018-09-04C: Tweaks to RISC-V to get compiling to CAlasdair Armstrong1-16/+16
2018-08-13More RISC-V built-in type constraintsBrian Campbell1-1/+1
2018-08-13Basic Coq support for RISC-VBrian Campbell1-2/+2
2018-07-20Add assorted comments, consistency fixes and cleanup.Prashanth Mundkur1-3/+5
2018-07-11RISC-V model fixes for RMEMJon French1-12/+12
2018-07-10Support riscv atomic accesses to mmio regions, used by linux to access device...Prashanth Mundkur1-30/+30
2018-07-10RISCV load-acquire in Lem (-> rmem)Jon French1-9/+9
2018-07-07An initial fix to riscv lr/sc, needs a review.Prashanth Mundkur1-2/+1
2018-07-05restore missing RISC-V fence types in sail2; ignore io bits in fences more cl...Jon French1-0/+4
2018-06-23Fix a missing check for interrupt dispatch when riscv clint registers are wri...Prashanth Mundkur1-2/+2
2018-06-08Add mem and mmio access tracing.Prashanth Mundkur1-7/+13
2018-06-07Slight refactor to keep platform handling localized to the _platform file.Prashanth Mundkur1-21/+7
2018-06-07Fix width guards on htif accesses.Prashanth Mundkur1-4/+2
2018-06-07Update physical memory and address translation for MMIO.Prashanth Mundkur1-19/+54
2018-05-21Move mem-op-result to _sys to be usable from _platform.Prashanth Mundkur1-5/+0
2018-04-26Fix bug introduced in alignment check.Prashanth Mundkur1-1/+1
2018-04-26Initial support for faults of writes to physical addresses.Prashanth Mundkur1-30/+32
2018-04-26Initial support for faults of reads to physical addresses.Prashanth Mundkur1-16/+32
2018-04-13Move riscv memory definitions into a separate file.Prashanth Mundkur1-0/+105
generated by cgit v1.1 at 2024-10-04 01:18:20 +0000