aboutsummaryrefslogtreecommitdiff
path: root/model
AgeCommit message (Expand)AuthorFilesLines
2024-05-07fixup! Add Svinval extension.Martin Berger1-0/+4
2024-05-07Add Svinval extension.Martin Berger1-0/+46
2024-04-29split fcvtmod.w.d invalid check into 2 if statementsJordan Carlin1-1/+2
2024-04-29Correct fcvtmod.w.d flag generation logicJordan Carlin1-1/+3
2024-04-24Add missing check for RV64 on float conversion instructionsTim Hutt1-4/+4
2024-04-24Add read-only CSR MCONFIGPTRAlasdair4-0/+5
2024-04-15Implement Zcb extensionTim Hutt2-0/+215
2024-04-14Fix compiler warnings in vextVed Shanbhogue6-20/+25
2024-04-12Remove & rename duplicate word_width <-> bytes mappingsTim Hutt4-29/+22
2024-04-09Clean up memory checking functions slightlyTim Hutt1-65/+73
2024-04-03Fix flen=32 compilationTim Hutt3-10/+10
2024-04-01Unify VM code Rishiyur S. Nikhil11-1042/+805
2024-03-25Fix MEnvCall valueTim Hutt1-1/+1
2024-03-24Fix error in senvcfg definitionVed Shanbhogue2-11/+29
2024-03-24Fix typo in E_SAMO_Addr_Align descriptionAlasdair Armstrong1-1/+1
2024-03-24Replace atom with intTim Hutt9-53/+53
2024-03-24Add RV32 restriction for compressed shift instructionsTim Hutt1-4/+4
2024-02-27Add missing comparison operatorsTim Hutt1-3/+12
2024-02-08Add m/senvcfg to CSR name mapTim Hutt1-0/+4
2024-02-08Shorten copyright notice at the top of each fileTim Hutt96-5905/+336
2024-02-05Improve PMP supportTim Hutt8-272/+220
2024-02-05Rename string_of_int to dec_strTim Hutt9-21/+17
2024-02-01Simplify prelude.sail by including generic_equality.sail and mapping.sailTim Hutt5-861/+266
2024-01-31Update bitfield update syntaxAlasdair2-103/+83
2024-01-31Update bitfield syntaxAlasdair35-502/+502
2023-12-19lem: Fix use of 'class' in riscv_insts_vext_utilsAlasdair1-24/+12
2023-12-06Fix kext warningAlasdair1-13/+11
2023-12-06Remove effect annotations from vector extensionAlasdair6-79/+79
2023-11-29Make consistent operand namesPaul A. Clarke3-6/+6
2023-11-29Fix Store-Conditional assembly operand order and add parensPaul A. Clarke2-4/+4
2023-11-10Use separators, not spaces, between operandsPaul A. Clarke1-40/+40
2023-10-25Remove duplicate shift definitionsTim Hutt2-44/+6
2023-10-25Simplify softfloat interface by removing write_fflagsTim Hutt8-107/+91
2023-10-17RISC-V Vector Extension SupportXinlai Wan18-10/+8506
2023-10-11Rename enable-fiom to enable-writable-fiomTim Hutt1-2/+2
2023-10-11Implement menvcfgTim Hutt4-0/+75
2023-10-10Fix lem build errorAlasdair1-1/+1
2023-10-10Fix fmaxm.d definitionPaul A. Clarke1-1/+1
2023-09-26Per section 3.1.1 of the Privileged Spec (Machine ISA Register misa): F/D bot...ahadali50001-3/+3
2023-09-20Report the faulting virtual address in tvalAlex Richardson2-6/+6
2023-09-12Remove effectsTim Hutt32-189/+189
2023-09-12Remove non-existent function from overloadAlasdair1-2/+2
2023-09-12Remove redundant type annotations on w_pte & add explicit `var`.Tim Hutt3-5/+5
2023-09-12Fix some stray tabsTim Hutt2-4/+4
2023-09-12Remove redundant _ match caseTim Hutt1-1/+0
2023-09-12Remove duplicate xor_vecTim Hutt1-2/+0
2023-08-28If C cannot be disabled, all changes to misa must be suppressedahadali50001-15/+12
2023-08-01Rename EXTZ and EXTSAlasdair42-256/+256
2023-06-15Run the pre-commit hook on all filesAlex Richardson13-28/+25
2023-05-29apply_headers: regenerate copyright headersupdate-copyright-headersPhilipp Tomsich85-73/+1057
generated by cgit v1.1 at 2024-07-17 04:45:32 +0000