aboutsummaryrefslogtreecommitdiff
path: root/model
AgeCommit message (Expand)AuthorFilesLines
2025-12-08Scatter termination.sail (#1376)HEADmasterValentin Robert9-122/+107
2025-12-08Simplify read/write kinds (#1262)Tim Hutt2-38/+30
2025-12-05Use C++ Sail output (#1274)Tim Hutt9-112/+117
2025-12-01Consolidate the indexed vector load and store instructions. (#1410)Prashanth Mundkur2-80/+38
2025-11-28Fix unused variable warnings. (#1409)Prashanth Mundkur28-61/+65
2025-11-27Make the AMO execute more readable. (#1407)Prashanth Mundkur1-59/+56
2025-11-26Add support for Sstvala. (#1397)Prashanth Mundkur6-20/+82
2025-11-25Factor out a `prelude` module. (#1406)Prashanth Mundkur7-16/+27
2025-11-20Fix satp legalization to use Supervisor instead of current privilege (#1399)Nadime Barhoumi1-1/+1
2025-11-18Split config_print_platform into finer grained options (#1366)KotorinMinami4-29/+37
2025-11-17Slight refactor of address translation and PTE checks to ease implementing Zi...Prashanth Mundkur4-22/+37
2025-11-15Rename some page table walk error results for clarity. (#1394)Prashanth Mundkur2-27/+27
2025-11-14Greatly simplify the code for reading & writing vector registers/masks (#1213)Tim Hutt9-169/+155
2025-11-14Add configurations for page-fault traps that could set mtval. (#1388)Prashanth Mundkur1-2/+14
2025-11-12Add profile-defined extension Ssu64xl. (#1387)Prashanth Mundkur3-0/+8
2025-11-12Support a configurable reservation set size. (#1386)Prashanth Mundkur9-22/+64
2025-11-10Fix htif memory range check (#1380)Mingzhu Yan1-1/+1
2025-11-10Put Sail smt cache in /build directory (#1384)KotorinMinami1-0/+3
2025-11-10Add ExecuteAs result for compressed instructions. (#1382)Prashanth Mundkur8-133/+94
2025-11-07Add Sstvecd to supported extensions. (#1377)Prashanth Mundkur3-0/+9
2025-11-07Implement a more accurate access type for CSR accesses. (#1369)Prashanth Mundkur6-23/+42
2025-11-06Innocuous typo in constructor name (#1381)Brian Campbell1-1/+1
2025-11-06Rename the AccessType for memory to be more explicit. (#1368)Prashanth Mundkur19-118/+118
2025-11-06Allow configuring read-only-zero PMP entries. (#1363)Prashanth Mundkur4-10/+25
2025-10-31Refactor immediates in encoding clauses for readability. (#1364)Prashanth Mundkur7-71/+97
2025-10-30Unify the handling logic for scalar and vector multiplication. (#1299)KotorinMinami6-35/+50
2025-10-28Add an option to choose a smaller set of modules for Lean build (#1219)Alasdair Armstrong1-11/+13
2025-10-28Add more state change callbacks (#1354)Tim Hutt4-11/+39
2025-10-28Rocq updates (#1359)Brian Campbell2-2/+1
2025-10-21Add gating for vector instructions. (#1170)Wenyu Huang14-139/+309
2025-10-18Add Zic64b extension (#1351)Jordan Carlin2-0/+16
2025-10-18Simplify vector_support_level (#1348)KotorinMinami3-19/+21
2025-10-18Use let instead of register for plat_clint config variables (#1349)Jordan Carlin1-4/+2
2025-10-18Improve float classify code (#1288)Tim Hutt8-130/+130
2025-10-15Improve trap_handler with TrapCause union (#1338)Mingzhu Yan2-10/+65
2025-10-15Add wavedrom annotations for some instruction encodings. (#1337)Prashanth Mundkur28-16/+164
2025-10-15Update Sail compiler to 0.20 (#1341)Jordan Carlin4-21/+11
2025-10-14Simplify sew/lmul_pow_val (#1331)Tim Hutt2-28/+12
2025-10-13Add support for Zvfbfwma extension (#1185)Nadime Barhoumi7-3/+130
2025-10-09Reduce duplication in vsetvl-type instructions (#1286)Tim Hutt1-106/+63
2025-10-09Add support for Zvfbfmin extension (#1184)Nadime Barhoumi5-3/+128
2025-10-09Remove redundant parentheses around instruction arguments in execute clauses....Prashanth Mundkur42-334/+334
2025-10-09Remove monomorphic `val` declarations by moving types into the function signa...Prashanth Mundkur33-353/+178
2025-10-08Some fixes for documentation inclusion of scalar and vector crypto functions....Prashanth Mundkur2-121/+93
2025-10-08Fix inconsistent capitalization in bitvector literal (#1320)Jordan Carlin1-1/+1
2025-10-07Add basic static PMA support (#866)Tim Hutt10-105/+337
2025-10-06Refactor vector extension configuration. (#1163)Wenyu Huang23-114/+333
2025-10-06Rename `riscv` module `sys` (#1316)Jordan Carlin1-55/+55
2025-10-03Remove unused function is_aligned_bits() (#1311)Nadime Barhoumi1-9/+1
2025-10-03Refactor vmem_read() and vmem_write() functions (#1301)Nadime Barhoumi1-64/+72