aboutsummaryrefslogtreecommitdiff
path: root/isa
AgeCommit message (Expand)AuthorFilesLines
2014-11-06Fix build with riscv-gcc version 4.9Andrew Waterman1-1/+1
2014-11-06Don't access memory outside of the binary's rangeAndrew Waterman26-1/+27
2014-08-28Added "simple" test to rv32ui.Christopher Celio2-0/+26
2014-05-07Add timer interrupt testAndrew Waterman3-4/+66
2014-04-18Added a new test case to REMW.Christopher Celio1-0/+1
2014-04-08Adjust hwacha misaligned instruction test to ignore lower 2 bits in compariso...Stephen Twigg1-0/+2
2014-03-18Check FP corner cases and flagsAndrew Waterman7-183/+210
2014-03-06Add fclass.{s|d} testAndrew Waterman2-1/+58
2014-03-02add vfmsv.{s,d} testsYunsup Lee3-5/+60
2014-02-27add keepcfg testYunsup Lee2-1/+84
2014-02-26test to see whether vector unit is able to take 2 fmas in parallelYunsup Lee2-1/+181
2014-02-10Revert to old AUIPC definitionAndrew Waterman3-21/+13
2014-02-03Add vfmsv instruction test, change vsetprec to vsetucfgQuan Nguyen3-2/+58
2014-01-31Shrink hex dumpsAndrew Waterman27-28/+2
2014-01-31Add rv32si tests, including illegality of shamt[5]Andrew Waterman7-10/+90
2014-01-31Make CSR test much more robustAndrew Waterman1-0/+52
2014-01-31Reference TESTNUM instead of x28 directlyAndrew Waterman68-212/+212
2014-01-23Done with rv32ui asm test portsEric Love1-2/+2
2014-01-23Fixed srl, srliEric Love3-25/+35
2014-01-23srl and sraiEric Love3-33/+33
2014-01-23First round of rv32ui asm testsEric Love50-15/+3410
2014-01-21Add CSRRx/CSRRxI testAndrew Waterman3-1/+35
2014-01-20Add packed vvadd test for confprec HwachaQuan Nguyen2-0/+106
2014-01-16Make LR/SC test more thoroughAndrew Waterman1-19/+32
2013-11-28Fix load offsets for the vvadd_fw testAlbert Ou1-3/+3
2013-11-24Update to new privileged ISAAndrew Waterman16-84/+90
2013-11-19Add rv64uv-p-amoxor_{w,d} testsQuan Nguyen3-2/+118
2013-11-19fix rv64uv/vvadd_fd test to correctly check resultsYunsup Lee1-2/+2
2013-11-05correctly set SR_EA bit for all vector physical supervisor testsYunsup Lee12-0/+14
2013-11-05correctly set SR_EA bit for all vector physical testsYunsup Lee60-59/+61
2013-10-18revamp pt tests as wellYunsup Lee3-3/+3
2013-10-18hwacha virtual tests workingYunsup Lee3-3/+3
2013-10-17add hwacha exception supportYunsup Lee14-108/+427
2013-10-17disable vector bank testsYunsup Lee3-594/+594
2013-10-17add passing physical vector tests back inYunsup Lee4-5/+4
2013-10-17update out-of-date floating-point test in rv64uvYunsup Lee1-1/+1
2013-10-17fix broken amoor_w rv64uv testYunsup Lee1-0/+3
2013-10-10revamp hwacha testsYunsup Lee67-1719/+1778
2013-09-21Re-enable virtual memory testsAndrew Waterman2-3/+3
2013-09-21New AUIPC semanticsAndrew Waterman1-6/+12
2013-09-11Add AMOXOR testAndrew Waterman3-2/+128
2013-08-24don't emit vvcfg for nowAndrew Waterman1-1/+1
2013-08-23Reflect changes to ISAAndrew Waterman13-72/+72
2013-08-12Merge branch 'master' of git://github.com/ucb-bar/riscv-tests into configureSebastien Mirolo4-174/+2
2013-07-25Remove JALR static hintsAndrew Waterman4-174/+2
2013-07-24feature: add autoconfSebastien Mirolo1-13/+17
2013-06-10Don't disassemble zerosAndrew Waterman1-1/+1
2013-05-16add failing multiply testYunsup Lee1-0/+3
2013-05-13change riscv-isa-run to spikeYunsup Lee1-1/+1
2013-05-02use RVTEST_RV64UF macro for FPU testsAndrew Waterman10-10/+10
generated by cgit v1.1 at 2024-11-04 22:03:25 +0000