index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speed2
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
13 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
6 months
dynamic
build: Dynamically link installed progs
Jerry Zhao
18 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
18 months
log-commits-faster
tmp
Andrew Waterman
14 months
master
Merge pull request #1889 from ved-rivos/010925
Andrew Waterman
2 days
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
13 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
20 months
speed2
Split off opcode_cache_entry_t
Jerry Zhao
2 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
18 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
2 years
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
6 years
Age
Commit message
Author
Files
Lines
2019-12-06
fesvr: decrease DTM idle cycles
sodor
kritik bhimani
1
-1
/
+1
2019-12-06
fesvr: add support for system bus access
kritik bhimani
1
-2
/
+42
2019-12-06
fesvr: Add --enable-sodor configure option
Albert Ou
3
-3
/
+26
2019-12-06
Require VM enabled for SFENCE.VMA and S-mode for mstatus.SUM (#367)
Udit Khanna
2
-1
/
+3
2019-11-27
Initialize mtime
Andrew Waterman
1
-1
/
+1
2019-11-27
Fix (benign) uninitialized variable
Andrew Waterman
1
-1
/
+1
2019-11-24
Initialize state.misa prior to calls to supports_extension
Andrew Waterman
1
-0
/
+2
2019-11-15
add vaaddu/vasubu/vfncvt.rod.f.f.v to diassembler
Andrew Waterman
1
-2
/
+5
2019-11-15
Re-encode vaadd/vasub; remove vaadd.vi; add vaaddu/vasubu
Andrew Waterman
2
-44
/
+55
2019-11-13
Merge pull request #356 from riscv/priv-flag
Andrew Waterman
13
-31
/
+106
[...]