index
:
riscv-isa-sim.git
arrv-sc-arrv-sc/snippy-tests
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fetch
fix-2206
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
sanitize
simplify-misaligned
sodor
sparse-mem
speed2
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
zvmm
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
arrv-sc-arrv-sc/snippy-tests
ci: add testing with llvm-snippy
Alexander Romanov
5 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
20 months
fetch
Speed up I$ refill
Andrew Waterman
12 days
fix-2206
Don't write vstart in set_vl
Andrew Waterman
104 min.
master
Merge pull request #2239 from riscv-software-src/fix-2238
Andrew Waterman
25 hours
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
2 years
sanitize
separate TLBs
Andrew Waterman
13 months
speed2
Split off opcode_cache_entry_t
Jerry Zhao
16 months
tmp
tmp
Andrew Waterman
3 months
zvmm
Implement Zvbdot draft
Andrew Waterman
7 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
3 years
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
4 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
7 years
Age
Commit message
Author
Files
Lines
12 days
Speed up I$ refill
fetch
Andrew Waterman
3
-14
/
+36
2026-02-04
Merge pull request #2227 from riscv-software-src/fix-2221
Andrew Waterman
1
-4
/
+4
2026-02-04
Raise correct trap in U-mode on indirect CSRs when !mstateen.csrind
Andrew Waterman
1
-4
/
+4
2026-01-27
Merge pull request #2221 from DymShanks/fix/vu-mode-sireg
Andrew Waterman
1
-0
/
+4
2026-01-26
Fix: Enforce virtual_instruction trap for VU-mode indirect CSR access
DymShanks
1
-0
/
+4
2026-01-25
Merge pull request #2223 from riscv-software-src/fix-deps
Andrew Waterman
5
-423
/
+384
2026-01-25
Have Zabha imply extensions rather than erroring if not present
Andrew Waterman
1
-12
/
+3
2026-01-25
Have ZC* imply extensions rather than erroring if not present
Andrew Waterman
1
-5
/
+5
2026-01-25
Have Zvfofp4min imply extensions rather than erroring if not present
Andrew Waterman
1
-8
/
+2
2026-01-25
Clean up handling of Zcf
Andrew Waterman
2
-12
/
+10
[...]