index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-24
target/ppc: Fix embedded memory barriers
Nicholas Piggin
1
-2
/
+2
2024-05-24
target/ppc: Move sync instructions to decodetree
Nicholas Piggin
3
-100
/
+139
2024-05-24
target/ppc: Fix broadcast tlbie synchronisation
Nicholas Piggin
4
-2
/
+16
2024-05-24
spapr: avoid overhead of finding vhyp class in critical operations
Nicholas Piggin
7
-40
/
+16
2024-05-23
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Richard Henderson
9
-102
/
+321
2024-05-23
target/loongarch: Add loongarch vector property unconditionally
Bibo Mao
1
-10
/
+4
2024-05-23
target/loongarch/kvm: fpu save the vreg registers high 192bit
Song Gao
1
-0
/
+6
2024-05-23
target/loongarch/kvm: Fix VM recovery from disk failures
Song Gao
1
-2
/
+4
2024-05-22
target-i386: hyper-v: Correct kvm_hv_handle_exit return value
donsheng
1
-1
/
+1
2024-05-22
i386/cpu: Use CPUCacheInfo.share_level to encode CPUID[0x8000001D].EAX[bits 2...
Zhao Liu
1
-9
/
+1
2024-05-22
i386/cpu: Use CPUCacheInfo.share_level to encode CPUID[4]
Zhao Liu
2
-43
/
+56
2024-05-22
i386: Add cache topology info in CPUCacheInfo
Zhao Liu
2
-0
/
+43
2024-05-22
i386/cpu: Introduce module-id to X86CPU
Zhao Liu
2
-0
/
+3
2024-05-22
i386: Expose module level in CPUID[0x1F]
Zhao Liu
2
-0
/
+7
2024-05-22
i386: Support modules_per_die in X86CPUTopoInfo
Zhao Liu
1
-5
/
+8
2024-05-22
i386: Introduce module level cpu topology to CPUX86State
Zhao Liu
2
-0
/
+4
2024-05-22
i386/cpu: Decouple CPUID[0x1F] subleaf with specific topology level
Zhao Liu
1
-25
/
+110
2024-05-22
i386: Split topology types of CPUID[0x1F] from the definitions of CPUID[0xB]
Zhao Liu
2
-11
/
+16
2024-05-22
i386/cpu: Introduce bitmap to cache available CPU topology levels
Zhao Liu
3
-4
/
+21
2024-05-22
i386/cpu: Consolidate the use of topo_info in cpu_x86_cpuid()
Zhao Liu
1
-13
/
+18
2024-05-22
i386/cpu: Use APIC ID info get NumSharingCache for CPUID[0x8000001D].EAX[bits...
Zhao Liu
1
-4
/
+4
2024-05-22
i386/cpu: Use APIC ID info to encode cache topo in CPUID[4]
Zhao Liu
1
-10
/
+40
2024-05-22
i386/cpu: Fix i/d-cache topology to core level for Intel CPU
Zhao Liu
1
-2
/
+4
2024-05-22
target/i386: add control bits support for LAM
Binbin Wu
2
-1
/
+10
2024-05-22
target/i386: add support for LAM in CPUID enumeration
Robert Hoo
2
-1
/
+3
2024-05-22
target/i386: clean up AAM/AAD
Paolo Bonzini
4
-19
/
+16
2024-05-22
target/i386: generate simpler code for ROL/ROR with immediate count
Paolo Bonzini
1
-12
/
+14
2024-05-15
Merge tag 'pull-hppa-20240515' of https://gitlab.com/rth7680/qemu into staging
Richard Henderson
11
-728
/
+842
2024-05-15
target/hppa: Log cpu state on return-from-interrupt
Richard Henderson
1
-0
/
+12
2024-05-15
target/hppa: Log cpu state at interrupt
Richard Henderson
1
-13
/
+14
2024-05-15
target/hppa: Implement CF_PCREL
Richard Henderson
2
-32
/
+55
2024-05-15
target/hppa: Adjust priv for B,GATE at runtime
Richard Henderson
4
-25
/
+47
2024-05-15
target/hppa: Drop tlb_entry return from hppa_get_physical_address
Richard Henderson
4
-20
/
+7
2024-05-15
target/hppa: Implement PSW_X
Richard Henderson
1
-17
/
+25
2024-05-15
target/hppa: Implement PSW_B
Richard Henderson
1
-19
/
+6
2024-05-15
target/hppa: Manage PSW_X and PSW_B in translator
Richard Henderson
2
-3
/
+57
2024-05-15
target/hppa: Split PSW X and B into their own field
Richard Henderson
2
-4
/
+5
2024-05-15
target/hppa: Improve hppa_cpu_dump_state
Richard Henderson
1
-6
/
+54
2024-05-15
target/hppa: Do not mask in copy_iaoq_entry
Richard Henderson
1
-6
/
+1
2024-05-15
target/hppa: Store full iaoq_f and page offset of iaoq_b in TB
Richard Henderson
3
-55
/
+48
2024-05-15
linux-user/hppa: Force all code addresses to PRIV_USER
Richard Henderson
4
-4
/
+16
2024-05-15
target/hppa: Use delay_excp for conditional trap on overflow
Richard Henderson
4
-17
/
+14
2024-05-15
target/hppa: Use delay_excp for conditional traps
Richard Henderson
4
-19
/
+32
2024-05-15
target/hppa: Introduce DisasDelayException
Richard Henderson
1
-5
/
+55
2024-05-15
target/hppa: Remove cond_free
Richard Henderson
1
-75
/
+27
2024-05-15
target/hppa: Use TCG_COND_TST* in trans_ftest
Richard Henderson
1
-16
/
+6
2024-05-15
target/hppa: Use registerfields.h for FPSR
Richard Henderson
3
-23
/
+46
2024-05-15
target/hppa: Use TCG_COND_TST* in trans_bb_imm
Richard Henderson
1
-9
/
+3
2024-05-15
target/hppa: Use TCG_COND_TST* in do_unit_addsub
Richard Henderson
1
-2
/
+2
2024-05-15
target/hppa: Use TCG_COND_TST* in do_unit_zero_cond
Richard Henderson
1
-2
/
+1
[next]