aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2019-09-11target/xtensa: linux-user: add call0 ABI supportMax Filippov2-4/+23
2019-09-05target/arm: Inline gen_bx_im into callersRichard Henderson1-19/+7
2019-09-05target/arm: Clean up disas_thumb_insnRichard Henderson1-25/+2
2019-09-05target/arm: Convert T16, long branchesRichard Henderson2-49/+43
2019-09-05target/arm: Convert T16, Unconditional branchRichard Henderson2-7/+8
2019-09-05target/arm: Convert T16, load (literal)Richard Henderson2-40/+6
2019-09-05target/arm: Convert T16, shift immediateRichard Henderson2-24/+10
2019-09-05target/arm: Convert T16, Miscellaneous 16-bit instructionsRichard Henderson2-87/+55
2019-09-05target/arm: Convert T16, Conditional branches, Supervisor callRichard Henderson2-23/+15
2019-09-05target/arm: Convert T16, push and popRichard Henderson2-71/+22
2019-09-05target/arm: Split gen_nop_hintRichard Henderson1-43/+24
2019-09-05target/arm: Convert T16, nop hintsRichard Henderson2-2/+18
2019-09-05target/arm: Convert T16, Reverse bytesRichard Henderson2-15/+12
2019-09-05target/arm: Convert T16, Change processor stateRichard Henderson2-46/+50
2019-09-05target/arm: Convert T16, extractRichard Henderson2-13/+11
2019-09-05target/arm: Convert T16 adjust sp (immediate)Richard Henderson2-13/+11
2019-09-05target/arm: Convert T16 add, compare, move (two high registers)Richard Henderson2-47/+12
2019-09-05target/arm: Convert T16 branch and exchangeRichard Henderson2-41/+39
2019-09-05target/arm: Convert T16 one low register and immediateRichard Henderson2-42/+13
2019-09-05target/arm: Convert T16 add/sub (3 low, 2 low and imm)Richard Henderson2-24/+18
2019-09-05target/arm: Convert T16 load/store multipleRichard Henderson2-39/+17
2019-09-05target/arm: Convert T16 add pc/sp (immediate)Richard Henderson2-11/+8
2019-09-05target/arm: Convert T16 load/store (immediate offset)Richard Henderson2-89/+38
2019-09-05target/arm: Convert T16 load/store (register offset)Richard Henderson2-49/+17
2019-09-05target/arm: Convert T16 data-processing (two low regs)Richard Henderson2-145/+43
2019-09-05target/arm: Add skeleton for T16 decodetreeRichard Henderson3-0/+32
2019-09-05target/arm: Simplify disas_arm_insnRichard Henderson1-53/+16
2019-09-05target/arm: Simplify disas_thumb2_insnRichard Henderson1-76/+3
2019-09-05target/arm: Convert TTRichard Henderson2-61/+34
2019-09-05target/arm: Convert SGRichard Henderson2-23/+33
2019-09-05target/arm: Convert Table BranchRichard Henderson2-24/+41
2019-09-05target/arm: Convert Unallocated memory hintRichard Henderson2-8/+8
2019-09-05target/arm: Convert PLI, PLD, PLDWRichard Henderson2-17/+30
2019-09-05target/arm: Convert SETENDRichard Henderson2-9/+17
2019-09-05target/arm: Convert CPS (privileged)Richard Henderson3-51/+48
2019-09-05target/arm: Convert Clear-Exclusive, BarriersRichard Henderson3-69/+78
2019-09-05target/arm: Convert RFE and SRSRichard Henderson3-89/+75
2019-09-05target/arm: Convert SVCRichard Henderson2-6/+17
2019-09-05target/arm: Convert B, BL, BLX (immediate)Richard Henderson4-109/+125
2019-09-05target/arm: Diagnose base == pc for LDM/STMRichard Henderson1-2/+3
2019-09-05target/arm: Diagnose too few registers in list for LDM/STMRichard Henderson1-8/+18
2019-09-05target/arm: Diagnose writeback register in list for LDM for v7Richard Henderson1-0/+9
2019-09-05target/arm: Convert LDM, STMRichard Henderson3-198/+246
2019-09-05target/arm: Convert MOVW, MOVTRichard Henderson3-56/+48
2019-09-05target/arm: Convert Signed multiply, signed and unsigned divideRichard Henderson3-272/+258
2019-09-05target/arm: Convert packing, unpacking, saturation, and reversalRichard Henderson3-310/+300
2019-09-05target/arm: Convert Parallel addition and subtractionRichard Henderson3-117/+200
2019-09-05target/arm: Convert USAD8, USADA8, SBFX, UBFX, BFC, BFI, UDFRichard Henderson3-96/+144
2019-09-05target/arm: Diagnose UNPREDICTABLE ldrex/strex casesRichard Henderson1-2/+38
2019-09-05target/arm: Convert Synchronization primitivesRichard Henderson3-258/+412