index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2021-08-13
target/i386: Fixed size of constant for Windows
Lara Lazier
2
-2
/
+2
2021-07-30
target/nios2: Mark raise_exception() as noreturn
Philippe Mathieu-Daudé
1
-1
/
+1
2021-07-29
Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...
Peter Maydell
2
-1
/
+21
2021-07-29
target/i386: fix typo in ctl_has_irq
Paolo Bonzini
1
-1
/
+1
2021-07-29
target/i386: Added consistency checks for event injection
Lara Lazier
1
-0
/
+6
2021-07-29
i386: assert 'cs->kvm_state' is not null
Vitaly Kuznetsov
1
-0
/
+14
2021-07-29
target/ppc: Ease L=0 requirement on cmp/cmpi/cmpl/cmpli for ppc32
Matheus Ferst
1
-2
/
+56
2021-07-27
target/arm: Add sve-default-vector-length cpu property
Richard Henderson
3
-2
/
+77
2021-07-27
target/arm: Export aarch64_sve_zcr_get_valid_len
Richard Henderson
2
-2
/
+12
2021-07-27
target/arm: Correctly bound length in sve_zcr_get_valid_len
Richard Henderson
1
-1
/
+3
2021-07-27
docs: Update path that mentions deprecated.rst
Mao Zhongyi
1
-1
/
+1
2021-07-27
target/arm: Report M-profile alignment faults correctly to the guest
Peter Maydell
1
-0
/
+8
2021-07-27
target/arm: Add missing 'return's after calling v7m_exception_taken()
Peter Maydell
1
-0
/
+2
2021-07-27
target/arm: Enforce that M-profile SP low 2 bits are always zero
Peter Maydell
3
-6
/
+15
2021-07-26
Merge remote-tracking branch 'remotes/quic/tags/pull-hex-20210725' into staging
Peter Maydell
1
-22
/
+20
2021-07-23
i386: do not call cpudef-only models functions for max, host, base
Claudio Fontana
4
-59
/
+89
2021-07-23
target/i386: Added consistency checks for CR3
Lara Lazier
2
-3
/
+14
2021-07-22
Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...
Peter Maydell
3
-4
/
+103
2021-07-22
target/i386: Added consistency checks for EFER
Lara Lazier
2
-0
/
+44
2021-07-22
target/i386: Added consistency checks for CR4
Lara Lazier
3
-3
/
+48
2021-07-22
target/i386: Added V_INTR_PRIO check to virtual interrupts
Lara Lazier
1
-1
/
+11
2021-07-21
target/hexagon: Drop include of qemu.h
Peter Maydell
1
-1
/
+2
2021-07-21
Hexagon (target/hexagon) remove put_user_*/get_user_*
Taylor Simpson
1
-21
/
+18
2021-07-21
accel/tcg: Remove TranslatorOps.breakpoint_check
Richard Henderson
23
-413
/
+0
2021-07-21
target/avr: Implement gdb_adjust_breakpoint
Richard Henderson
4
-14
/
+15
2021-07-21
target/i386: Implement debug_check_breakpoint
Richard Henderson
1
-0
/
+12
2021-07-21
target/arm: Implement debug_check_breakpoint
Richard Henderson
4
-4
/
+8
2021-07-21
target/alpha: Drop goto_tb path in gen_call_pal
Richard Henderson
1
-13
/
+2
2021-07-21
tcg: Rename helper_atomic_*_mmu and provide for user-only
Richard Henderson
5
-51
/
+26
2021-07-18
target/arm: Remove duplicate 'plus1' function from Neon and SVE decode
Peter Maydell
5
-14
/
+4
2021-07-18
target/arm: Fix offsets for TTBCR
Richard Henderson
1
-4
/
+7
2021-07-15
target/riscv: hardwire bits in hideleg and hedeleg
Jose Martins
1
-23
/
+31
2021-07-15
target/riscv: csr: Remove redundant check in fp csr read/write routines
Bin Meng
1
-24
/
+0
2021-07-15
target/riscv: pmp: Fix some typos
Bin Meng
1
-5
/
+5
2021-07-14
Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-misc-20210713' int...
Peter Maydell
7
-631
/
+574
2021-07-13
target/hppa: Clean up DisasCond
Richard Henderson
1
-34
/
+9
2021-07-13
target/hppa: Use tcg_constant_*
Richard Henderson
1
-38
/
+18
2021-07-13
target/openrisc: Use dc->zero in gen_add, gen_addc
Richard Henderson
1
-5
/
+5
2021-07-13
target/openrisc: Cache constant 0 in DisasContext
Richard Henderson
1
-6
/
+6
2021-07-13
target/openrisc: Use tcg_constant_tl for dc->R0
Richard Henderson
1
-8
/
+2
2021-07-13
target/openrisc: Use tcg_constant_*
Richard Henderson
1
-33
/
+9
2021-07-13
target/alpha: Use tcg_constant_* elsewhere
Richard Henderson
1
-32
/
+14
2021-07-13
target/alpha: Use tcg_constant_i64 for zero and lit
Richard Henderson
1
-14
/
+2
2021-07-13
target/alpha: Use dest_sink for HW_RET temporary
Richard Henderson
1
-1
/
+1
2021-07-13
target/alpha: Store set into rx flag
Richard Henderson
1
-5
/
+1
2021-07-13
target/i386: Correct implementation for FCS, FIP, FDS and FDP
Ziqiao Kong
3
-9
/
+56
2021-07-13
target/i386: Split out do_fninit
Richard Henderson
1
-14
/
+8
2021-07-13
target/i386: Trivial code motion and code style fix
Ziqiao Kong
1
-435
/
+446
2021-07-13
target/i386: Tidy hw_breakpoint_remove
Dmitry Voronetskiy
1
-2
/
+2
2021-07-13
target/i386: Fix cpuid level for AMD
zhenwei pi
1
-2
/
+9
[next]