index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-20
hw/arm/virt: KVM: Enable PAuth when supported by the host
Marc Zyngier
4
-15
/
+54
2022-01-19
Merge remote-tracking branch 'remotes/thuth-gitlab/tags/pull-request-2022-01-...
Peter Maydell
6
-87
/
+58
2022-01-18
s390x: sigp: Reorder the SIGP STOP code
Eric Farman
1
-4
/
+8
2022-01-18
target/ppc: Fix 7448 support
Cédric Le Goater
1
-4
/
+4
2022-01-18
target/ppc: Finish removal of 401/403 CPUs
Cédric Le Goater
6
-51
/
+1
2022-01-18
target/ppc: Remove last user of .load_state_old
Cédric Le Goater
1
-112
/
+0
2022-01-17
target/s390x: Fix shifting 32-bit values for more than 31 bits
Ilya Leoshkevich
5
-80
/
+45
2022-01-17
target/s390x: Fix cc_calc_sla_64() missing overflows
Ilya Leoshkevich
1
-1
/
+1
2022-01-17
target/s390x: Fix SRDA CC calculation
Ilya Leoshkevich
1
-2
/
+4
2022-01-17
target/s390x: Fix SLDA sign bit index
Ilya Leoshkevich
1
-1
/
+1
2022-01-13
Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...
Peter Maydell
3
-16
/
+146
2022-01-13
Merge remote-tracking branch 'remotes/legoater/tags/pull-ppc-20220112' into s...
Peter Maydell
4
-138
/
+76
2022-01-12
KVM: x86: ignore interrupt_bitmap field of KVM_GET/SET_SREGS
Paolo Bonzini
1
-15
/
+9
2022-01-12
KVM: use KVM_{GET|SET}_SREGS2 when supported.
Maxim Levitsky
3
-2
/
+138
2022-01-12
target/ppc: Set the correct endianness for powernv memory dumps
Fabiano Rosas
1
-1
/
+1
2022-01-12
target/ppc: Introduce a wrapper for powerpc_excp
Fabiano Rosas
1
-1
/
+11
2022-01-12
target/ppc: Use ppc_interrupts_little_endian in powerpc_excp
Fabiano Rosas
1
-28
/
+1
2022-01-12
target/ppc: Add MSR_ILE support to ppc_interrupts_little_endian
Fabiano Rosas
1
-1
/
+3
2022-01-12
target/ppc: Add HV support to ppc_interrupts_little_endian
Fabiano Rosas
3
-10
/
+17
2022-01-12
target/ppc: powerpc_excp: Group unimplemented exceptions
Fabiano Rosas
1
-69
/
+8
2022-01-12
target/ppc: powerpc_excp: Keep 60x/7x5 soft MMU logs active
Fabiano Rosas
1
-5
/
+1
2022-01-12
target/ppc: powerpc_excp: Extract software TLB logging into a function
Fabiano Rosas
1
-28
/
+37
2022-01-12
target/ppc: Add extra float instructions to POWER5P processors
Cédric Le Goater
1
-0
/
+1
2022-01-12
target/ppc: Add popcntb instruction to POWER5+ processors
Cédric Le Goater
1
-0
/
+1
2022-01-11
target/mips: Extract trap code into env->error_code
Richard Henderson
3
-8
/
+24
2022-01-11
target/mips: Extract break code into env->error_code
Richard Henderson
4
-5
/
+16
2022-01-09
target/m68k: don't word align SP in stack frame if M68K_FEATURE_UNALIGNED_DAT...
Mark Cave-Ayland
1
-1
/
+4
2022-01-08
target/riscv: Implement the stval/mtval illegal instruction
Alistair Francis
3
-0
/
+8
2022-01-08
target/riscv: Fixup setting GVA
Alistair Francis
1
-15
/
+6
2022-01-08
target/riscv: Set the opcode in DisasContext
Alistair Francis
1
-0
/
+2
2022-01-08
target/riscv: actual functions to realize crs 128-bit insns
Frédéric Pétrot
3
-30
/
+175
2022-01-08
target/riscv: modification of the trans_csrxx for 128-bit support
Frédéric Pétrot
1
-43
/
+158
2022-01-08
target/riscv: helper functions to wrap calls to 128-bit csr insns
Frédéric Pétrot
4
-0
/
+69
2022-01-08
target/riscv: adding high part of some csrs
Frédéric Pétrot
2
-0
/
+6
2022-01-08
target/riscv: support for 128-bit M extension
Frédéric Pétrot
6
-13
/
+295
2022-01-08
target/riscv: support for 128-bit arithmetic instructions
Frédéric Pétrot
5
-49
/
+222
2022-01-08
target/riscv: support for 128-bit shift instructions
Frédéric Pétrot
4
-44
/
+270
2022-01-08
target/riscv: support for 128-bit U-type instructions
Frédéric Pétrot
2
-4
/
+25
2022-01-08
target/riscv: support for 128-bit bitwise instructions
Frédéric Pétrot
1
-2
/
+19
2022-01-08
target/riscv: accessors to registers upper part and 128-bit load/store
Frédéric Pétrot
4
-10
/
+163
2022-01-08
target/riscv: moving some insns close to similar insns
Frédéric Pétrot
1
-17
/
+17
2022-01-08
target/riscv: setup everything for rv64 to support rv128 execution
Frédéric Pétrot
3
-0
/
+26
2022-01-08
target/riscv: array for the 64 upper bits of 128-bit registers
Frédéric Pétrot
4
-1
/
+35
2022-01-08
target/riscv: separation of bitwise logic and arithmetic helpers
Frédéric Pétrot
3
-9
/
+36
2022-01-08
target/riscv: additional macros to check instruction support
Frédéric Pétrot
1
-4
/
+16
2022-01-08
exec/memop: Adding signedness to quad definitions
Frédéric Pétrot
32
-226
/
+226
2022-01-08
target/riscv: Fix position of 'experimental' comment
Philipp Tomsich
1
-1
/
+2
2022-01-08
target/riscv: rvv-1.0: Call the correct RVF/RVD check function for narrowing ...
Frank Chang
1
-8
/
+24
2022-01-08
target/riscv: rvv-1.0: Call the correct RVF/RVD check function for widening f...
Frank Chang
1
-9
/
+25
2022-01-08
target/riscv: rvv-1.0: Call the correct RVF/RVD check function for widening f...
Frank Chang
1
-4
/
+8
[next]