aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/insn_trans
AgeCommit message (Expand)AuthorFilesLines
2023-02-07target/riscv: fix ctzw behaviorVladimir Isaev1-0/+1
2023-02-07RISC-V: Adding XTheadFmv ISA extensionChristoph Müllner1-0/+45
2023-02-07RISC-V: Adding T-Head FMemIdx extensionChristoph Müllner1-0/+108
2023-02-07RISC-V: Adding T-Head MemIdx extensionChristoph Müllner1-0/+387
2023-02-07RISC-V: Adding T-Head MemPair extensionChristoph Müllner1-0/+92
2023-02-07RISC-V: Adding T-Head multiply-accumulate instructionsChristoph Müllner1-0/+83
2023-02-07RISC-V: Adding XTheadCondMov ISA extensionChristoph Müllner1-0/+35
2023-02-07RISC-V: Adding XTheadBs ISA extensionChristoph Müllner1-0/+15
2023-02-07RISC-V: Adding XTheadBb ISA extensionChristoph Müllner1-0/+124
2023-02-07RISC-V: Adding XTheadBa ISA extensionChristoph Müllner1-0/+39
2023-02-07RISC-V: Adding XTheadSync ISA extensionChristoph Müllner1-0/+85
2023-02-07RISC-V: Adding XTheadCmo ISA extensionChristoph Müllner1-0/+81
2023-02-07target/riscv: Ensure opcode is saved for all relevant instructionsAnup Patel7-3/+21
2023-01-20target/riscv: Introduce helper_set_rounding_mode_chkfrmRichard Henderson1-20/+4
2023-01-06RISC-V: Add Zawrs ISA extension supportChristoph Muellner1-0/+51
2023-01-06target/riscv: Add itrigger support when icount is not enabledLIU Zhiwei3-8/+8
2022-09-27target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unorderedYang Liu1-2/+4
2022-09-13target/riscv: Honour -semihosting-config userspace=on and enable=onPeter Maydell1-1/+2
2022-09-07target/riscv: Add Zihintpause supportDao Lu1-0/+16
2022-09-07target/riscv: rvv: Add mask agnostic for vector permutation instructionsYueh-Ting (eop) Chen1-0/+1
2022-09-07target/riscv: rvv: Add mask agnostic for vector mask instructionsYueh-Ting (eop) Chen1-0/+3
2022-09-07target/riscv: rvv: Add mask agnostic for vector floating-point instructionsYueh-Ting (eop) Chen1-0/+12
2022-09-07target/riscv: rvv: Add mask agnostic for vector integer comparison instructionsYueh-Ting (eop) Chen1-0/+1
2022-09-07target/riscv: rvv: Add mask agnostic for vector integer shift instructionsYueh-Ting (eop) Chen1-0/+1
2022-09-07target/riscv: rvv: Add mask agnostic for vx instructionsYueh-Ting (eop) Chen1-0/+2
2022-09-07target/riscv: rvv: Add mask agnostic for vector load / store instructionsYueh-Ting (eop) Chen1-0/+5
2022-09-07target/riscv: rvv: Add mask agnostic for vv instructionsYueh-Ting (eop) Chen1-0/+3
2022-07-03target/riscv: Minimize the calls to decode_save_opcRichard Henderson3-0/+8
2022-07-03target/riscv: Remove condition guarding register zero for auipc and luiVíctor Colombo1-6/+2
2022-06-10target/riscv: trans_rvv: Avoid assert for RV32 and e64Alistair Francis1-2/+10
2022-06-10target/riscv: rvv: Add tail agnostic for vector permutation instructionseopXD1-2/+5
2022-06-10target/riscv: rvv: Add tail agnostic for vector mask instructionseopXD1-0/+6
2022-06-10target/riscv: rvv: Add tail agnostic for vector floating-point instructionseopXD1-0/+17
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer merge and move instru...eopXD1-4/+8
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer shift instructionseopXD1-1/+2
2022-06-10target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructionseopXD1-2/+11
2022-06-10target/riscv: rvv: Add tail agnostic for vector load / store instructionseopXD1-0/+6
2022-06-10target/riscv: rvv: Add tail agnostic for vv instructionseopXD1-1/+2
2022-06-10target/riscv: rvv: Early exit when vstart >= vleopXD1-0/+27
2022-06-10target/riscv: add support for zmmul extension v0.1Weiwei Li1-6/+12
2022-05-24target/riscv: rvv: Fix early exit condition for whole register load/storeeopXD1-27/+31
2022-04-29target/riscv: rvk: add support for zksed/zksh extensionWeiwei Li1-0/+58
2022-04-29target/riscv: rvk: add support for sha512 related instructions for RV64 in zk...Weiwei Li1-0/+53
2022-04-29target/riscv: rvk: add support for sha512 related instructions for RV32 in zk...Weiwei Li1-0/+100
2022-04-29target/riscv: rvk: add support for sha256 related instructions in zknh extensionWeiwei Li1-0/+55
2022-04-29target/riscv: rvk: add support for zkne/zknd extension in RV64Weiwei Li1-0/+54
2022-04-29target/riscv: rvk: add support for zknd/zkne extension in RV32Weiwei Li1-0/+71
2022-04-29target/riscv: rvk: add support for zbkx extensionWeiwei Li1-0/+18
2022-04-29target/riscv: rvk: add support for zbkc extensionWeiwei Li1-2/+2
2022-04-29target/riscv: rvk: add support for zbkb extensionWeiwei Li1-12/+82
generated by cgit v1.1 at 2025-01-08 04:56:18 +0000