index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-06-03
target/riscv: Add the lowRISC Ibex CPU
Alistair Francis
1
-0
/
+1
2020-06-03
target/riscv: Drop support for ISA spec version 1.09.1
Alistair Francis
1
-1
/
+0
2020-06-03
target/riscv: Remove the deprecated CPUs
Alistair Francis
1
-7
/
+0
2020-04-29
target/riscv: Add a sifive-e34 cpu type
Corey Wharton
1
-0
/
+1
2020-03-19
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...
Peter Maydell
1
-1
/
+1
2020-03-17
cpu: Use DeviceClass reset instead of a special CPUClass reset
Peter Maydell
1
-1
/
+1
2020-03-17
gdbstub: extend GByteArray to read register helpers
Alex Bennée
1
-1
/
+1
2020-02-27
target/riscv: Emulate TIME CSRs for privileged mode
Anup Patel
1
-0
/
+5
2020-02-27
target/riscv: Allow enabling the Hypervisor extension
Alistair Francis
1
-0
/
+1
2020-02-27
target/riscv: Add support for the 32-bit MSTATUSH CSR
Alistair Francis
1
-0
/
+10
2020-02-27
target/riscv: Implement second stage MMU
Alistair Francis
1
-0
/
+1
2020-02-27
target/riscv: Only set TB flags with FP status if enabled
Alistair Francis
1
-1
/
+4
2020-02-27
target/riscv: Add virtual register swapping function
Alistair Francis
1
-0
/
+11
2020-02-27
target/riscv: Add the force HS exception mode
Alistair Francis
1
-0
/
+2
2020-02-27
target/riscv: Add the virtulisation mode
Alistair Francis
1
-0
/
+4
2020-02-27
target/riscv: Add the Hypervisor CSRs to CPUState
Alistair Francis
1
-0
/
+21
2020-02-27
target/riscv: Add the Hypervisor extension
Alistair Francis
1
-0
/
+1
2020-02-27
target/riscv: Convert MIP CSR to target_ulong
Alistair Francis
1
-1
/
+1
2020-01-16
target/riscv: Fix tb->flags FS status
ShihPo Hung
1
-4
/
+1
2019-11-14
target/riscv: Remove atomic accesses to MIP CSR
Alistair Francis
1
-9
/
+0
2019-10-28
RISC-V: Implement cpu_do_transaction_failed
Palmer Dabbelt
1
-2
/
+5
2019-09-17
target/riscv: Use TB_FLAGS_MSTATUS_FS for floating point
Alistair Francis
1
-1
/
+1
2019-09-17
target/riscv: Create function to test if FP is enabled
Alistair Francis
1
-1
/
+5
2019-08-21
hw/core: Move cpu.c, cpu.h from qom/ to hw/core/
Markus Armbruster
1
-1
/
+1
2019-08-19
target/riscv: rationalise softfloat includes
Alex Bennée
1
-1
/
+1
2019-06-25
RISC-V: Add support for the Zicsr extension
Palmer Dabbelt
1
-0
/
+1
2019-06-25
RISC-V: Add support for the Zifencei extension
Palmer Dabbelt
1
-0
/
+1
2019-06-25
target/riscv: Add support for disabling/enabling Counters
Alistair Francis
1
-0
/
+1
2019-06-25
target/riscv: Remove user version information
Alistair Francis
1
-2
/
+0
2019-06-24
target/riscv: Add the privledge spec version 1.11.0
Alistair Francis
1
-0
/
+1
2019-06-24
target/riscv: Restructure deprecatd CPUs
Alistair Francis
1
-6
/
+7
2019-06-23
RISC-V: Check PMP during Page Table Walks
Hesham Almatary
1
-0
/
+1
2019-06-23
target/riscv: Implement riscv_cpu_unassigned_access
Michael Clark
1
-0
/
+2
2019-06-23
target/riscv: Allow setting ISA extensions via CPU props
Alistair Francis
1
-0
/
+11
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-06-10
cpu: Remove CPU_COMMON
Richard Henderson
1
-3
/
+0
2019-06-10
cpu: Introduce CPUNegativeOffsetState
Richard Henderson
1
-0
/
+1
2019-06-10
cpu: Move ENV_OFFSET to exec/gen-icount.h
Richard Henderson
1
-2
/
+0
2019-06-10
target/riscv: Use env_cpu, env_archcpu
Richard Henderson
1
-5
/
+0
2019-06-10
cpu: Replace ENV_GET_CPU with env_cpu
Richard Henderson
1
-1
/
+0
2019-06-10
cpu: Define ArchCPU
Richard Henderson
1
-0
/
+1
2019-06-10
cpu: Define CPUArchState with typedef
Richard Henderson
1
-2
/
+2
2019-06-10
tcg: Split out target/arch/cpu-param.h
Richard Henderson
1
-17
/
+4
2019-05-24
target/riscv: Add a base 32 and 64 bit CPU
Alistair Francis
1
-0
/
+2
2019-05-24
target/riscv: Create settable CPU properties
Alistair Francis
1
-0
/
+8
2019-05-10
target/riscv: Convert to CPUClass::tlb_fill
Richard Henderson
1
-2
/
+3
2019-04-18
target: Simplify how the TARGET_cpu_list() print
Markus Armbruster
1
-1
/
+1
2019-03-19
RISC-V: linux-user support for RVE ABI
Kito Cheng
1
-0
/
+4
2019-03-19
RISC-V: Allow interrupt controllers to claim interrupts
Michael Clark
1
-0
/
+2
2019-03-19
RISC-V: Add hooks to use the gdb xml files.
Jim Wilson
1
-0
/
+2
[next]