index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
cpu.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-04-26
target-arm: Adjust id_aa64pfr0 when has_el3 CPU property disabled
Sergey Fedorov
1
-1
/
+2
2015-04-26
target-arm: rename c1_coproc to cpacr_el1
Sergey Fedorov
1
-2
/
+2
2015-02-13
target-arm: Add CPU property to disable AArch64
Greg Bellows
1
-1
/
+4
2015-02-05
target-arm: Guest cpu endianness determination for virtio KVM ARM/ARM64
Pranavkumar Sawargaonkar
1
-0
/
+24
2015-02-05
target-arm: Change reset to highest available EL
Greg Bellows
1
-1
/
+8
2014-12-22
target-arm: add cpu feature EL3 to CPUs with Security Extensions
Fabian Aggeler
1
-0
/
+4
2014-12-22
target-arm: Add ARMCPU secure property
Greg Bellows
1
-0
/
+23
2014-12-22
target-arm: Add feature unset function
Greg Bellows
1
-0
/
+5
2014-12-11
target-arm: make IFAR/DFAR banked
Fabian Aggeler
1
-1
/
+1
2014-12-11
target-arm: add SCTLR_EL3 and make SCTLR banked
Fabian Aggeler
1
-2
/
+6
2014-11-04
target-arm: Separate out M profile cpu_exec_interrupt handling
Peter Maydell
1
-10
/
+39
2014-10-24
target-arm: Correct sense of the DCZID DZP bit
Peter Maydell
1
-2
/
+2
2014-10-24
target-arm: add emulation of PSCI calls for system emulation
Rob Herring
1
-3
/
+7
2014-10-24
target-arm: do not set do_interrupt handlers for ARM and AArch64 user modes
Rob Herring
1
-1
/
+1
2014-10-24
target-arm: add powered off cpu state
Rob Herring
1
-1
/
+7
2014-10-06
gdbstub: Allow target CPUs to specify watchpoint STOP_BEFORE_ACCESS flag
Peter Maydell
1
-0
/
+1
2014-09-29
target-arm: Add support for VIRQ and VFIQ
Edgar E. Iglesias
1
-11
/
+36
2014-09-29
target-arm: Break out exception masking to a separate func
Edgar E. Iglesias
1
-5
/
+2
2014-09-29
target-arm: Don't handle c15_cpar changes via tb_flush()
Peter Maydell
1
-5
/
+0
2014-09-29
target-arm: Implement setting guest breakpoints
Peter Maydell
1
-0
/
+1
2014-09-25
target-arm: Use cpu_exec_interrupt qom hook
Richard Henderson
1
-0
/
+34
2014-09-12
target-arm: Implement handling of fired watchpoints
Peter Maydell
1
-0
/
+1
2014-09-12
target-arm: Implement setting of watchpoints
Peter Maydell
1
-0
/
+2
2014-09-12
target-arm: Fix broken indentation in arm_cpu_reest()
Martin Galvan
1
-1
/
+1
2014-09-12
target-arm: Fix resetting issues on ARMv7-M CPUs
Martin Galvan
1
-10
/
+22
2014-08-19
arm: cortex-a9: Fix cache-line size and associativity
Peter Crosthwaite
1
-2
/
+2
2014-08-19
target-arm: Adjust debug ID registers per-CPU
Peter Maydell
1
-0
/
+3
2014-08-04
target-arm: Make far_el1 an array
Edgar E. Iglesias
1
-1
/
+1
2014-06-19
target-arm: Introduce per-CPU field for PSCI version
Pranavkumar Sawargaonkar
1
-0
/
+1
2014-06-09
target-arm: VFPv4 implies half-precision extension
Peter Maydell
1
-2
/
+1
2014-06-09
target-arm: Clean up handling of ARMv8 optional feature bits
Peter Maydell
1
-4
/
+4
2014-06-09
target-arm: Remove unnecessary setting of feature bits
Peter Maydell
1
-2
/
+0
2014-06-09
target-arm: arm_any_initfn() should never set ARM_FEATURE_AARCH64
Peter Maydell
1
-3
/
+0
2014-06-09
target-arm: add support for v8 VMULL.P64 instruction
Peter Maydell
1
-0
/
+1
2014-06-09
target-arm: add support for v8 SHA1 and SHA256 instructions
Ard Biesheuvel
1
-0
/
+2
2014-05-27
target-arm: Fix segfault on startup when KVM enabled
Christoffer Dall
1
-1
/
+1
2014-05-13
kvm: reset state from the CPU's reset method
Paolo Bonzini
1
-0
/
+7
2014-04-17
target-arm: Make Cortex-A15 CBAR read-only
Peter Maydell
1
-1
/
+1
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
1
-2
/
+6
2014-04-17
target-arm: Implement RVBAR register
Peter Maydell
1
-0
/
+9
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
1
-0
/
+1
2014-04-17
target-arm: Implement AArch64 views of fault status and data registers
Rob Herring
1
-1
/
+1
2014-04-17
target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN set
Peter Maydell
1
-0
/
+7
2014-04-17
target-arm: Split out private-to-target functions into internals.h
Peter Maydell
1
-0
/
+1
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
cpu: Move breakpoints field from CPU_COMMON to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
cpu: Turn cpu_handle_mmu_fault() into a CPUClass hook
Andreas Färber
1
-1
/
+3
2014-03-13
cpu: Turn cpu_has_work() into a CPUClass hook
Andreas Färber
1
-0
/
+7
2014-02-26
target-arm: Add support for AArch32 ARMv8 CRC32 instructions
Will Newton
1
-0
/
+1
2014-02-26
target-arm: Store AIF bits in env->pstate for AArch32
Peter Maydell
1
-4
/
+4
[next]