aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/SPIRV
AgeCommit message (Expand)AuthorFilesLines
2025-12-09[SPIRV] Start adding support for `int128` (#170798)Alex Voicu4-0/+122
2025-12-08[SPIRV] Fix assertion violation caused by unexpected ConstantExpr. (#170524)Manuel Carrasco1-0/+19
2025-12-07[SPIRV] Add support for pointers to functions with aggregate args/returns as ...Alex Voicu1-0/+107
2025-12-07[SPIRV] Use AMDGPU ABI for AMDGCN flavoured SPIRV (#169865)Alex Voicu1-0/+24
2025-12-05[SPIRV] Add `<2 x half>` and `<4 x half>` atomics via `SPV_NV_shader_atomic_f...Alex Voicu2-0/+92
2025-12-03CodeGen: Add LibcallLoweringInfo analysis pass (#168622)Matt Arsenault1-0/+4
2025-12-02[SPIRV] Error for zero-length arrays if not a shader (#169732)Nick Sarnie1-2/+8
2025-12-02[SPIRV] Add support for CodeSectionINTEL storage class in legalizer (#167961)Nick Sarnie6-0/+67
2025-12-02[HLSL][SPIR-V] Add support for SV_Target semantic (#168743)Nathan Gauër1-0/+33
2025-12-01[SPIRV] Add legalization for long vectors (#169665)Steven Perron2-0/+202
2025-11-30[SPIRV] Added support for extension SPV_ALTERA_arbitrary_precision_fixed_poin...Aadesh Premkumar9-21/+275
2025-11-27[SPIRV][AMD] Disable SPV_KHR_float_control2 for AMD flavored SPIRV (#169659)Juan Manuel Martinez Caamaño1-0/+22
2025-11-26[SPIRV] Use OpCopyMemory for logical SPIRV memcpy (#169348)Steven Perron1-0/+32
2025-11-26[SPIRV] Support Peeled Array Layouts for HLSL CBuffers (#169078)Steven Perron2-0/+164
2025-11-26[SPIRV] Enable DCE in instruction selection and update tests (#168428)Steven Perron52-118/+892
2025-11-26[SPIRV] Improve Logical SPIR-V Pointer Access and GEP Legalization (#169076)Steven Perron3-0/+308
2025-11-25[SPIRV] Add PreLegalizer pattern matching for `faceforward` (#139959)Kaitlin Peng4-62/+404
2025-11-25[SPIRV] Error in backend for vararg functions (#169111)Nick Sarnie1-0/+10
2025-11-24[HLSL][SPIR-V] Implements SV_Position for VS/PS I/O (#168735)Nathan Gauër2-0/+63
2025-11-20[HLSL] Implement the `fwidth` intrinsic for DXIL and SPIR-V target (#161378)Alexander Johnston2-0/+59
2025-11-18[HLSL][DirectX] Use a padding type for HLSL buffers. (#167404)Justin Bogner4-19/+19
2025-11-18[HLSL] Implement ddx/ddy_coarse intrinsics (#164831)Alexander Johnston4-0/+118
2025-11-12[SPIRV] Handle ptrcast between array and vector types (#166418)Steven Perron1-0/+54
2025-11-12[SPIRV][SPIRVPrepareGlobals] Map AMD's dynamic LDS 0-element globals to array...Juan Manuel Martinez Caamaño1-0/+20
2025-11-12[SPIRV][SPIRVPrepareGlobals] Convert llvm.embedded.module from a 0-element ar...Juan Manuel Martinez Caamaño3-0/+58
2025-11-10[SPIRV] Allow multiple FuncParamAttr decoration on the same id. (#166782)Marcos Maronas1-1/+3
2025-11-10[HLSL][SPIRV] Add error test for unpackhalf2x16 (#166969)Tim Corringham1-0/+11
2025-11-10[SPIRV] Fix failing assertion in SPIRVAsmPrinter (#166909)Juan Manuel Martinez Caamaño1-0/+25
2025-11-10[NFC][SPIRV] Make the zero-length-array.ll test explicit about what is genera...Juan Manuel Martinez Caamaño1-3/+10
2025-11-09[SPIRV] Add support for `bfloat16` atomics via the `SPV_INTEL_16bit_atomics` ...Alex Voicu2-0/+62
2025-11-07[SPIRV] Handle `inttoptr` constant expressions in global initialisers (#166494)Alex Voicu3-2/+51
2025-11-06[SPIRV] Support for the extension SPV_ALTERA_blocking_pipes (#138675)Aadesh Premkumar1-0/+98
2025-11-06[SPIRV] Handle unknown intrinsics (#166284)Alex Voicu1-0/+36
2025-11-04[HLSL] Implement the f16tof32() intrinsic (#165860)Tim Corringham1-0/+18
2025-11-04[SPIRV] Enable `bfloat16` arithmetic (#166031)Alex Voicu2-0/+518
2025-11-04[SPIRV] Enable OpenCL max_work_group_size translation via `SPV_INTEL_kernel_a...Alex Voicu1-0/+32
2025-11-04[NFC][SPIRV] Add AMDGCN SPIR-V specific defaults to the BE (#165815)Alex Voicu5-1/+10
2025-11-03[NFC][SPIRV] Fix function type recovery (#165934)Alex Voicu1-0/+14
2025-10-31[SPIRV] Fix vector bitcast check in LegalizePointerCast (#164997)Steven Perron2-3/+23
2025-10-28[HLSL][DXIL][SPRIV] Added WaveActiveMin intrinsic (#164385)Sietze Riemersma1-0/+57
2025-10-27[SPIRV] Print split 64-bit OpSwitch operands as a single operand for text out...Nick Sarnie1-1/+5
2025-10-23[SPIRV] Upd SPV_KHR_shader_clock extension (#160147)Nikita Kornev1-0/+9
2025-10-22[SPIRV][HLSL] Fix assert with cbuffers through constexpr (#164555)Justin Bogner1-4/+2
2025-10-21[SPIR-V] Fix unit tests for dynamic indexing to add validation step. (#164455)Lucie Choi2-2/+11
2025-10-21[SPIR-V] Use `OpImageFetch` instead of `OpImageRead` when loading from read-o...Lucie Choi1-0/+43
2025-10-17[SPIR-V] Add capability for non-uniform indexing for `StructuredBuffer` type...Lucie Choi5-1/+45
2025-10-17[SPIR-V] Generate SPIR-V instructions when 'enable-maximal-reconvergence' fun...Lucie Choi1-0/+21
2025-10-14[SPIRV] Porting Test from Translator (#152247)Subash B3-0/+107
2025-10-14[SPIRV] Porting 4 tests from Translator (#151646)Ebin-McW4-0/+79
2025-10-14[SPIRV] Do not emit @llvm.compiler.used (#162678)Juan Manuel Martinez Caamaño1-0/+19
generated by cgit v1.1 at 2026-01-09 08:32:05 +0000