aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/PowerPC
AgeCommit message (Expand)AuthorFilesLines
2025-12-09[PowerPC] Use the same lowering rule for vector rounding instructions (#166307)paperchalice1-0/+324
2025-12-08Fix VarArgs FixedStack object on AIX. (#170240)Sean Fertile7-62/+62
2025-12-08Fix [PowerPC] llc crashed at -O1/O2/O3: Assertion `isImm() && "Wrong MachineO...zhijian lin1-0/+22
2025-12-08PowerPC/VSX: Select FMINNUM and FMAXNUM (#135739)YunQiang Su2-143/+259
2025-12-03[PowerPC] Add initial support for AMO load builtins (#168746)Maryam Moghadas1-0/+51
2025-12-03CodeGen: Add LibcallLoweringInfo analysis pass (#168622)Matt Arsenault2-0/+4
2025-12-03[Support] Support debug counters in non-assertion builds (#170468)Nikita Popov1-1/+0
2025-11-25[PowerPC ]convert `(setcc (and X, 1), 0, eq)` to `XORI (and X, 1), 1` (#168...zhijian lin1-2/+1
2025-11-25Revert "Reland "RegisterCoalescer: Add implicit-def of super register when co...Sander de Smalen12-260/+0
2025-11-24Reland "RegisterCoalescer: Add implicit-def of super register when coalescing...Sander de Smalen12-0/+260
2025-11-24Reland "[RegAlloc] Fix the terminal rule check for interfere with DstReg (#16...hstk30-hw6-33/+34
2025-11-23Revert "[RegAlloc] Fix the terminal rule check for interfere with DstReg (#16...Aiden Grossman6-34/+33
2025-11-23[RegAlloc] Fix the terminal rule check for interfere with DstReg (#168661)hstk30-hw6-33/+34
2025-11-21[PowerPC] Replace vspltisw+vadduwm instructions with xxleqv+vsubuwm for addin...Himadhith2-13/+11
2025-11-19DAG: Use poison for some vector result widening (#168290)Matt Arsenault1-133/+133
2025-11-19[PowerPC] Add custom lowering for SADD overflow for i32 and i64 (#159255)Aditi Medhane1-12/+10
2025-11-14[SelectionDAGBuilder] Propagate fast-math flags to fpext (#167574)Mikołaj Piróg1-1/+1
2025-11-14Revert "[LICM] Sink unused l-invariant loads in preheader. #157559"Alexander Belyaev1-42/+58
2025-11-13[PowerPC] fold i128 equality/inequality compares of two loads into a vectoriz...zhijian lin4-227/+68
2025-11-12CodeGen: Remove target hook for terminal rule (#165962)Matt Arsenault6-65/+63
2025-11-12[PowerPC] Add intrinsic support for xvrlw (#167349)Lei Huang3-0/+171
2025-11-12PPC: Mark xfailed sincospi test as unsupported with EXPENSIVE_CHECKS (#167639)Matt Arsenault1-0/+1
2025-11-11PPC: Disable type checking in xfailed sincospi test (#167563)Matt Arsenault1-1/+1
2025-11-11[DAG] Make strictfp attribute only restricts for libm and make non-math optim...zhijian lin1-0/+34
2025-11-10RuntimeLibcalls: Remove incorrect sincospi from most targets (#166982)Matt Arsenault3-72/+46
2025-11-10[PowerPC] convert memmove to milicode call .___memmove64[PR] in 64-bit mode...zhijian lin1-1/+1
2025-11-10[NFC][PowerPC] Pre-commit adding test case: use millicode for memmove (#166961)zhijian lin2-0/+135
2025-11-07[PowerPC] Lowering support for EVL type VP_LOAD/VP_STORE (#165910)RolandF771-0/+160
2025-11-06Filter out unemitted metadata before assertion in AIXAsmPrinter. (#165620)Sean Fertile1-0/+15
2025-11-05[PowerPC][NFC] auto gen checks vec rounding tests (#166435)Lei Huang1-58/+137
2025-11-04[PowerPC] Ensure correct codgen for MMA functions for cpu=future (#165791)Lei Huang8-0/+2553
2025-10-30[LICM] Sink unused l-invariant loads in preheader. (#157559)Vigneshwar Jayakumar1-58/+42
2025-10-29[DAGCombiner] Lower dynamic insertelt chain more efficiently (#162368)Princeton Ferro1-35/+23
2025-10-28[PPC] Set minimum of largest number of comparisons to use bit test for switch...Shimin Cui1-0/+193
2025-10-27[PowerPC] Update tlbie instruction implementation for ISA3.0+ (#162729)Lei Huang2-12/+12
2025-10-26[test][PowerPC] Remove unsafe-fp-math uses (NFC) (#164817)paperchalice45-66/+65
2025-10-22[CodeGen] Remove `-enable-unsafe-fp-math` option (#164559)paperchalice4-7/+7
2025-10-21[PowecPC] Hint branch `bne-` for atomic operation after the store-conditiona...zhijian lin7-760/+760
2025-10-21[PowerPC] Remove `UnsafeFPMath` uses (#154901)paperchalice4-3144/+320
2025-10-16[NFC][PowerPC] Patch to add the remaining types v2i64, v8i16 and v16i8 into e...Himadhith2-23/+60
2025-10-15[PowerPC] Exploit xxeval instruction for operations of the form ternary(A, X,...Tony Varghese5-291/+104
2025-10-15[PowerPC] Emit lxvkq and vsrq instructions for build vector patterns (#157625)Tony Varghese2-9/+315
2025-10-15[DAGCombiner] Use `FlagInserter` in `visitFSQRT` (#163301)paperchalice1-50/+40
2025-10-14[NFC][PowerPC] Lockdown instructions for floating point comparison with zero-...Himadhith1-0/+77
2025-10-12Fix typo: IsGlobaLinkage -> IsGlobalLinkage in XCOFF (#161960)小钟7-14/+14
2025-10-11[PowerPC] Lower ucmp using subtractions (#146446)AZero132-57/+37
2025-10-06[PowerPC] recognize `vmnsub` in older ppc versions (#155465)Folkert de Vries1-0/+36
2025-10-02PeepholeOpt: Fix losing subregister indexes on full copies (#161310)Matt Arsenault2-18/+18
2025-09-30[DAGCombiner] Remove most `NoSignedZerosFPMath` uses (#161180)paperchalice1-142/+90
2025-09-29[TargetLowering] Remove NoSignedZerosFPMath uses (#160975)paperchalice1-70/+156
generated by cgit v1.1 at 2026-01-09 18:37:24 +0000