aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/AMDGPU
AgeCommit message (Expand)AuthorFilesLines
5 hours[AMDGPU] Fix pattern selecting fmul to v_fma_mix_f32 (#180210)Jay Foad6-172/+172
6 hours[AMDGPU] Optimize S_OR_B32 to S_ADDK_I32 where possible (#177949)Iasonaskrpr6-666/+685
23 hours[AMDGPU][GlobalISel] Fix D16 buffer load RegBankLegalize rules (#179982)vangthao952-0/+382
24 hours[AMDGPU] Support v_lshl_add_u64 with non-constant shift amount (#179904)Frederik Harwath1-0/+163
24 hours[AMDGPU] Fix and simplify patterns selecting fsub to v_fma_mix_f32 (#180169)Jay Foad6-85/+85
25 hours[AMDGPU] Define new target gfx1170 (#180185)Mirko Brkušanin2-0/+4
27 hours[ExpandIRInsts] Freeze input in itofp expansion (#180157)Nikita Popov1-5/+3
28 hours[AMDGPU] Set MOThreadPrivate on memory accesses for spills (#179414)Pierre van Houtryve47-13181/+13180
28 hours[AMDGPU][GFX12.5] Add support for emitting memory operations with nv bit set ...Pierre van Houtryve2-1/+366
29 hoursAdding support for G_STRICT_FMA in new reg bank select (#170330)Abhinav Garg3-222/+2942
29 hoursAMDGPU/GlobalISel: Regbanklegalize rules for G_FREEZE (#179796)Petar Avramovic1-0/+134
30 hours[DAGCombiner] Fix exact power-of-two signed division for large integers (#177...Steffen Larsen2-72/+1562
39 hoursAMDGPU/GlobalISel: Fix buffer store RegBankLegalize rules (#179994)vangthao954-20/+204
41 hours[AMDGPU][GlobalISel] Add RegBankLegalize rules for TFE buffer loads (#179529)vangthao955-303/+781
42 hoursReapply "AMDGPU: Use real copysign in fast pow (#97152)" (#178036)Matt Arsenault4-73/+57
45 hours[AMDGPU] Global and Buffer loads to LDS should not increase `lgkmcnt` (#179305)Alexander Weinrauch3-2/+40
46 hours[AMDGPU] [GlobalISel] Add register bank legalize rules for G_FEXP2 (#179954)anjenner6-8/+74
47 hours[AMDGPU] Fix missing waitcnt after buffer_wbl2 (#178316)Vigneshwar Jayakumar28-53/+1276
47 hours[GISel][CallLowering] Keep IR types longer (#179946)Nikita Popov1-12/+12
48 hours[AMDGPU][GlobalISel] Add buffer store byte/short RegBankLegalize rules (#179367)vangthao955-124/+366
2 daysIR: Promote "denormal-fp-math" to a first class attribute (#174293)Matt Arsenault88-200/+205
2 days [LLVM] Select fma_mix for v_cvt_f32_f16 and v_add_f32/v_mul_f32 (#160151)Acim Maravic13-1307/+5296
2 daysAMDGPU: Add nofpclass when expanding pow (#177933)Matt Arsenault5-48/+50
3 days[AMDGPU] Return two MMOs for load-to-lds and store-from-lds intrinsics (#175845)Nicolai Hähnle3-12/+7
3 days[SelectionDAG] Add expansion for llvm.modf intrinsic (#179434)Alex Wang2-0/+682
3 days[AMDGPU][GlobalISel] Add G_SADDE/SSUBE RegBankLegalize rule (#179603)vangthao952-221/+107
3 days[AMDGPU][GlobalISel] Add buffer load format D16 RegBankLegalize rules (#179566)vangthao958-24/+24
3 days[AMDGPU][True16] t16 pseudo for mubuffer d16 load/store (#178822)Brox Chen32-674/+1014
3 days[AMDGPU] Add machineFunctionInfo to recent MIR tests (#179602)Carl Ritson2-3/+4
3 days[LowerMemIntrinsics] Optimize memset lowering (#169040)Fabian Ritter7-266/+4589
3 days[AMDGPU][SIRegisterInfo] Fix maxoffset calculation in buildSpillLoadStore (#1...Abhinav Garg1-0/+32
3 daysAMDGPU/GlobalISel: Fix sgpr s16 unmerge lowering in regbanklegalize (#179441)Petar Avramovic1-4/+4
4 days[AMDGPU][GlobalIsel] Add register bank legalization rules for fptoi and itofp...Syadus Sefat5-7/+429
4 days[AMDGPU][GlobalISel] Add tbuffer store d16 RegBankLegalize rule (#179411)vangthao954-9/+9
4 daysAMDGPU/GlobalISel: add mir test for sgpr s16 unmerge (#179440)Petar Avramovic1-0/+65
4 days[AMDGPU] Implement llvm.sponentry (#176357)Diana Picus1-0/+398
4 days[AMDGPU][SROA] Unify cast chain implementations (#177945)Steffen Larsen1-6/+57
5 days[AMDGPU] Add scheduling DAG mutation for hazard latencies (#170075)Carl Ritson6-105/+265
5 daysAMDGPU/GlobalISel: Regbanklegalize rules for G_UNMERGE_VALUES (#171653)Petar Avramovic4-45/+77
5 days[AMDGPU] Iterative scheduling must behave the same with/without debug (#178460)LU-JOHN1-0/+57
5 daysRe-apply "[AMDGPU][Scheduler] Scoring system for rematerializations (#175050)...Lucas Ramirez7-1257/+1987
5 daysAMDGPU: Use SimplifyQuery in AMDGPUCodeGenPrepare (#179133)Matt Arsenault1-0/+79
6 days[AMDGPU][Scheduler] Revert all regions when remat fails to increase occ. (#17...Lucas Ramirez2-15/+133
6 days[AMDGPU][Scheduler] Simplify scheduling revert logic (#177203)Lucas Ramirez2-3/+3
6 days[SDAG] Check for `nsz` in DAG.canIgnoreSignBitOfZero() (#178905)Benjamin Maxwell2-24/+20
7 days[AMDGPU] Introduce custom MIR formatting for s_wait_alu (#176316)vporpo14-245/+244
8 days[NFC] Reduce fragility of swdev503538-... test. (#176302)Daniil Fukalov1-2/+2
8 days[AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn_s_sleep (#178838)vangthao951-2/+2
8 days[AMDGPU][GlobalISel] Add RegBankLegalize rules for fma_legacy (#178759)vangthao951-3/+27
8 days[AMDGPU][GlobalISel] Add RegBankLegalize rules for amdgcn_prng_b32 (#178741)vangthao951-2/+2
generated by cgit v1.1 at 2026-02-07 14:56:08 +0000