| Age | Commit message (Expand) | Author | Files | Lines |
|---|
| 2024-05-29 | x86/Intel: warn about undue mnemonic suffixes | Jan Beulich | 4 | -5657/+5662 |
| 2024-05-28 | gas, aarch64: Add SVE2 lut extension | saurabh.jha@arm.com | 6 | -130/+252 |
| 2024-05-28 | gas, aarch64: Add AdvSIMD lut extension | saurabh.jha@arm.com | 10 | -362/+509 |
| 2024-05-28 | opcodes: add a .gitattributes file for aarch64 autogenerated file exceptions | Richard Earnshaw | 1 | -0/+3 |
| 2024-05-24 | x86: correct VCVT{,U}SI2SD | Jan Beulich | 2 | -16/+16 |
| 2024-05-22 | aarch64: fix incorrect encoding for system register pmsdsfr_el1 | Matthieu Longo | 1 | -1/+1 |
| 2024-05-22 | Support APX zero-upper | Cui, Lili | 8 | -6243/+6985 |
| 2024-05-21 | aarch64: Fix the hyphenated disassembly comment. | Srinath Parvathaneni | 1 | -2/+2 |
| 2024-05-20 | aarch64: Add support for the fpmr system register | Claudio Bantaloukas | 1 | -0/+1 |
| 2024-05-17 | aarch64: correct SVE2.1 ld2q (scalar plus scalar) | Jan Beulich | 2 | -12/+21 |
| 2024-05-17 | aarch64: correct SVE2.1 ld{3,4}q / st{3,4}q (scalar plus immediate) | Jan Beulich | 1 | -4/+4 |
| 2024-05-16 | aarch64: fp8 convert and scale - add sme2 insn variants | Victor Do Nascimento | 2 | -136/+328 |
| 2024-05-16 | aarch64: fp8 convert and scale - add sve2 insn variants | Victor Do Nascimento | 2 | -31/+183 |
| 2024-05-16 | aarch64: fp8 convert and scale - Add advsimd insn variants | Victor Do Nascimento | 2 | -36/+220 |
| 2024-05-16 | aarch64: fp8 convert and scale - add feature flags and related structures | Victor Do Nascimento | 1 | -0/+18 |
| 2024-05-16 | aarch64: add SPMU feature and its associated registers | Matthieu Longo | 1 | -0/+4 |
| 2024-05-15 | RISC-V: Search for mapping symbols from the last one found | Joseph Faulls | 1 | -8/+4 |
| 2024-05-14 | arm: opcodes: remove Maverick disassembly. | Richard Earnshaw | 1 | -178/+1 |
| 2024-05-08 | RISC-V: Support B, Zaamo and Zalrsc extensions. | Nelson Chu | 1 | -88/+88 |
| 2024-05-06 | x86: Drop using extension_opcode to encode vvvv register | Cui, Lili | 2 | -115/+117 |
| 2024-05-06 | x86: Drop SwapSources | Cui, Lili | 3 | -319/+319 |
| 2024-05-06 | x86: Use vexvvvv as the switch state to encode the vvvv register | Cui, Lili | 3 | -655/+657 |
| 2024-05-03 | x86: tidy <sse*> templates | Jan Beulich | 1 | -20/+20 |
| 2024-05-03 | x86/APX: further extend SSE2AVX coverage | Jan Beulich | 2 | -230/+261 |
| 2024-05-03 | x86/APX: extend SSE2AVX coverage | Jan Beulich | 2 | -653/+1987 |
| 2024-05-03 | x86: zap value-less Disp8MemShift from non-EVEX templates | Jan Beulich | 1 | -7/+19 |
| 2024-04-23 | arm: Fix MVE vmla encoding | Claudio Bantaloukas | 1 | -1/+1 |
| 2024-04-22 | aarch64: Fix coding style issue in `aarch64-dis.c' | Victor Do Nascimento | 1 | -1/+1 |
| 2024-04-22 | x86/APX: Add invalid check for APX EVEX.X4. | Cui, Lili | 1 | -0/+3 |
| 2024-04-19 | mmix disassemble memory leak | Alan Modra | 1 | -0/+1 |
| 2024-04-17 | aarch64: Remove asserts from operand qualifier decoders [PR31595] | Victor Do Nascimento | 1 | -18/+80 |
| 2024-04-17 | Add W table for USER_MSR under MAP4. | Hu, Lin1 | 4 | -3/+13 |
| 2024-04-09 | aarch64: Treat operand "SME list of ZA tiles" as immediate (PR 31561) | Jens Remus | 1 | -1/+1 |
| 2024-04-09 | s390: Flag conditional branch relative insns as condjump | Jens Remus | 1 | -4/+4 |
| 2024-04-09 | arm: Fix disassembly of MVE vq[r]shr[u]n | Alex Coplan | 1 | -0/+4 |
| 2024-04-09 | arm: Refactor condition for print_mve_shift_n | Alex Coplan | 1 | -10/+25 |
| 2024-04-09 | RISC-V: Support Zcmp push/pop instructions. | Jiawei | 2 | -0/+71 |
| 2024-04-09 | Support {evex} pseudo prefix for decode evex promoted insns without egpr32. | Hu, Lin1 | 2 | -42/+74 |
| 2024-04-07 | Support APX NF | Cui, Lili | 7 | -397/+825 |
| 2024-04-06 | Revert "x86: Restore APX shift-double instructions with omitted shift count" | H.J. Lu | 2 | -309/+284 |
| 2024-04-05 | Add missing install-dvi and install-ps Makefie targets. | Christophe Lyon | 1 | -0/+2 |
| 2024-04-04 | x86: Restore APX shift-double instructions with omitted shift count | H.J. Lu | 2 | -284/+309 |
| 2024-04-03 | Arm64: check tied operand specifier in aarch64-gen | Jan Beulich | 2 | -1/+38 |
| 2024-04-03 | x86: add missing No_qSuf to non-64-bit PTWRITE | Jan Beulich | 2 | -2/+2 |
| 2024-04-03 | x86: drop stray Size64 from WRSSQ | Jan Beulich | 2 | -4/+4 |
| 2024-04-03 | x86/APX: Remove KEYLOCKER and SHA promotions from EVEX MAP4 | Cui, Lili | 5 | -313/+72 |
| 2024-03-28 | x86: templatize RAO-INT insns | Jan Beulich | 1 | -8/+4 |
| 2024-03-28 | x86: templatize ADX insns | Jan Beulich | 1 | -6/+5 |
| 2024-03-28 | x86: templatize shift-double insns | Jan Beulich | 2 | -331/+303 |
| 2024-03-28 | x86: templatize shift/rotate insns | Jan Beulich | 2 | -264/+379 |
