aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2018-04-17Enable Intel CLDEMOTE instruction.Igor Tsimbalist7-5219/+5292
2018-04-16Remove sh5 and sh64 supportAlan Modra12-1595/+16
2018-04-16Remove w65 supportAlan Modra10-682/+12
2018-04-16Remove we32k supportAlan Modra3-2/+5
2018-04-16Remove m88k supportAlan Modra9-775/+11
2018-04-16Remove i370 supportAlan Modra10-1113/+12
2018-04-16Remove h8500 supportAlan Modra10-4199/+12
2018-04-16Remove tahoe supportAlan Modra3-2/+5
2018-04-15x86: Allow 32-bit registers for tpause and umwaitH.J. Lu4-38/+16
2018-04-11Enable Intel WAITPKG instructions.Igor Tsimbalist7-5248/+5402
2018-04-11Remove i860, i960, bout and aout-adobe targetsAlan Modra10-1244/+12
2018-04-04i386: Clear vex instead of vex.evexH.J. Lu2-6/+8
2018-04-04Update Spanish translations for ld/ opcodes/ and gold/ sub-directoriesNick Clifton2-381/+1048
2018-03-28x86: drop VecESizeJan Beulich5-7936/+7936
2018-03-28x86: convert broadcast insn attribute to booleanJan Beulich4-1981/+1979
2018-03-28x86: fold to-scalar-int conversion insnsJan Beulich3-487/+83
2018-03-28x86: don't show suffixes for to-scalar-int conversion insnsJan Beulich2-24/+20
2018-03-28Enhance the AARCH64 assembler to support LDFF1xx instructions which use REG+R...Nick Clifton6-571/+646
2018-03-22x86: drop pointless VecESizeJan Beulich3-952/+958
2018-03-22x86: drop remaining redundant DispNJan Beulich2-75/+81
2018-03-22x86: fix swapped operand handling for BNDMOVJan Beulich4-7/+23
2018-03-22x86/Intel: fix fallout from earlier template foldingJan Beulich3-25/+122
2018-03-22x86: fold a few XOP templatesJan Beulich3-236/+50
2018-03-14RISC-V: Add .insn support.Jim Wilson2-0/+78
2018-03-13Updated Russian and Brazilian Portuguese translations.Nick Clifton2-3/+7
2018-03-08x86-64: Also optimize "clr reg64"H.J. Lu3-2/+7
2018-03-08x86: Remove support for old (<= 2.8.1) versions of gccH.J. Lu5-5237/+5098
2018-03-08x86: fold several AVX512VL templatesJan Beulich4-2052/+357
2018-03-08x86: fold certain AVX512 rotate and shift templatesJan Beulich3-954/+142
2018-03-08x86: fold VEX-encoded GFNI templatesJan Beulich3-86/+21
2018-03-08x86: fold a few AVX512F templatesJan Beulich3-240/+31
2018-03-08x86: fold LWP templatesJan Beulich3-86/+20
2018-03-08x86: fold FMA and FMA4 templatesJan Beulich3-1656/+330
2018-03-08x86: drop {X,Y,Z}MMWORD_MNEM_SUFFIXJan Beulich3-2/+7
2018-03-08x86: drop bogus NoAVXJan Beulich3-14/+20
2018-03-08x86: avoid SSE check for LDMXCSR/STMXCSRJan Beulich3-4/+9
2018-03-08x86: drop FloatDJan Beulich5-19738/+19743
2018-03-08x86/Intel: correct disassembly of fsub*/fdiv*Jan Beulich2-8/+12
2018-03-08x86: bogus VMOVD with 64-bit operands should only allow for registersJan Beulich3-6/+11
2018-03-08x86: fold AVX vcvtpd2ps memory formsJan Beulich3-20/+8
2018-03-07XCOFF disassemblerAlan Modra4-20/+19
2018-03-03opcodes error messagesAlan Modra78-867/+1218
2018-03-01x86: Encode AVX256/AVX512 vpsub[bwdq] with VEX128/EVEX128H.J. Lu3-24/+30
2018-03-01Add missing translations to ALL_LINGUASAlan Modra3-2/+7
2018-02-27[ARM] Remove ARM_FEATURE_COPY macroThomas Preud'homme2-2/+7
2018-02-27x86: Add -O[2|s] assembler command-line optionsH.J. Lu5-5354/+5388
2018-02-26crx string overflow warningAlan Modra2-1/+6
2018-02-22RISC-V: Make disassebler work for --enable-targets=all config.Jim Wilson2-0/+5
2018-02-22x86: Add {rex} pseudo prefixH.J. Lu3-0/+20
2018-02-20MIPS16/opcodes: Free up `M' operand codeMaciej W. Rozycki2-2/+6
generated by cgit v1.1 at 2024-11-19 15:58:08 +0000