aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2018-08-21Use operand->extract to provide defaults for optional PowerPC operandsAlan Modra3-48/+82
2018-08-21Fix s12z test regexpsAlan Modra1-4/+3
2018-08-20Tidy bit twiddlingAlan Modra2-10/+12
2018-08-18Opcodes: (BRCLR / BRSET) Disassemble reserved codes instead of aborting.John Darrington2-20/+27
2018-08-18S12Z: Move opcode header to public include directory.John Darrington3-72/+5
2018-08-14x86-64: Display eiz for address with the addr32 prefixH.J. Lu2-7/+29
2018-08-11x86: Add CpuCMOV and CpuFXSRH.J. Lu6-7974/+8033
2018-08-06[ARC] Update handling AUX-registers.claziss2-376/+379
2018-08-06x86: fold RegEip/RegRip and RegEiz/RegRizJan Beulich4-18/+27
2018-08-03x86: drop NoRex64 from {,v}pmov{s,z}x*Jan Beulich3-48/+55
2018-08-03x86: drop "mem" operand type attributeJan Beulich5-17991/+17995
2018-08-01csky regenAlan Modra2-0/+5
2018-07-31Correct previous update - new translation for the opcodes subdirectory.Nick Clifton2-393/+1909
2018-07-31x86: also optimize KXOR{D,Q} and KANDN{D,Q}Jan Beulich3-8/+13
2018-07-31x86: fold various AVX512 templates with so far differing Masking attributesJan Beulich4-1443/+330
2018-07-31x86/Intel: correct permitted operand sizes for AVX512 scatter/gatherJan Beulich3-126/+132
2018-07-31x86: drop CpuVREXJan Beulich5-4351/+4355
2018-07-30RISC-V: Set insn info fields correctly when disassembling.Jim Wilson3-178/+210
2018-07-30Add support for the C_SKY series of processors.Andrew Jenner9-0/+9228
2018-07-27Re: PowerPC Improve support for Gekko & BroadwayAlan Modra2-6/+12
2018-07-26PowerPC Improve support for Gekko & BroadwayAlex Chadwick3-5/+89
2018-07-25x86: Expand Broadcast to 3 bitsH.J. Lu4-398/+479
2018-07-24PR23430, Indices misspelledAlan Modra2-1/+6
2018-07-24x86-64: correct AVX512F vcvtsi2s{d,s} handlingJan Beulich4-40/+48
2018-07-23[ARC] Fix decoding of w6 signed short immediate.Claudiu Zissulescu2-1/+9
2018-07-23[ARC] Allow vewt instruction for ARC EM family.Claudiu Zissulescu2-2/+9
2018-07-23power9 mfupmc/mtupmcAlan Modra2-0/+24
2018-07-20MIPS/GAS: Split Loongson MMI Instructions from loongson2f/3aChenghua Xu3-82/+106
2018-07-19S/390: Set the htm flag on PPAAndreas Krebbel1-1/+1
2018-07-19x86: fold narrowing VCVT* templatesJan Beulich3-286/+114
2018-07-19x86: fold VFPCLASSP{D,S} templatesJan Beulich3-105/+29
2018-07-19x86: fold various AVX512* templatesJan Beulich3-1721/+218
2018-07-19x86: fold various AVX512DQ templatesJan Beulich3-881/+115
2018-07-19x86: fold various AVX512BW templatesJan Beulich3-4663/+554
2018-07-19x86: fold various AVX512CD templatesJan Beulich3-172/+28
2018-07-19x86: fold various AVX512VL templates into their AVX512F counterpartsJan Beulich4-14498/+1716
2018-07-19x86: pre-process opcodes table before parsingJan Beulich5-10/+49
2018-07-18x86: Split vcvtps2{,u}qq and vcvttps2{,u}qqH.J. Lu4-21/+109
2018-07-12This patch adds support for the SSBB and PSSBB speculation barrier instructio...Nick Clifton5-1006/+1024
2018-07-12Add remainder of Em16 restrictions for AArch64 gas.Tamar Christina2-26/+34
2018-07-11Adds the speculation barrier instructions to the ARM assembler and disassembler.Sudakshina Das2-6/+16
2018-07-11x86: adjust monitor/mwait templatesJan Beulich3-57/+67
2018-07-11x86: drop {,reg16_}inoutportreg variablesJan Beulich3-14/+7
2018-07-11x86/Intel: accept memory operand size specifiers for CET insnsJan Beulich3-8/+14
2018-07-11x86: replace off-by-one OTMaxJan Beulich2-4/+10
2018-07-09S12Z/opcodes: Correct a `reg' global shadowing error for pre-4.8 GCCMaciej W. Rozycki2-14/+22
2018-07-06Fix SBO bit in disassembly mask for ldrah on AArch64.Tamar Christina2-1/+6
2018-07-06Fix the read/write flag for these registers on AArch64Tamar Christina2-5/+11
2018-07-02GDB PR tdep/8282: MIPS: Wire in `set disassembler-options'Maciej W. Rozycki5-68/+205
2018-07-02[ARM] Update bfd's Tag_CPU_arch knowledgeThomas Preud'homme2-21/+58
generated by cgit v1.1 at 2024-11-19 00:47:57 +0000