aboutsummaryrefslogtreecommitdiff
path: root/opcodes/aarch64-opc-2.c
AgeCommit message (Expand)AuthorFilesLines
4 daysaarch64: Fix sve2p1 ld[1-4]/st[1-4]q instruction operands.Srinath Parvathaneni1-3/+1
4 daysaarch64: Fix sve2p1 extq instruction operands.Srinath Parvathaneni1-1/+1
4 daysaarch64: Fix sve2p1 dupq instruction operands.Srinath Parvathaneni1-2/+2
5 daysaarch64: Add SME FP8 multiplication instructionsAndrew Carlotti1-0/+5
5 daysaarch64: Add FP8 Neon and SVE multiplication instructionsAndrew Carlotti1-0/+2
5 daysgas, aarch64: Add SME2 lutv2 extensionsaurabh.jha@arm.com1-0/+3
2024-06-12aarch64: add Branch Record Buffer extension instructionsClaudio Bantaloukas1-8/+10
2024-05-28gas, aarch64: Add SVE2 lut extensionsaurabh.jha@arm.com1-0/+3
2024-05-28gas, aarch64: Add AdvSIMD lut extensionsaurabh.jha@arm.com1-0/+4
2024-03-19gas, aarch64: Add faminmax extensionSaurabh Jha1-15/+15
2024-03-18Regenerate AArch64 opcodes filesNick Clifton1-0/+1
2024-01-15aarch64: rcpc3: Regenerate aarch64-*-2.c filesVictor Do Nascimento1-15/+20
2024-01-15Add generated source files and fix thinko in aarch64-asm.cNick Clifton1-0/+13
2024-01-09aarch64: Regenerate aarch64-*-2.c filesVictor Do Nascimento1-9/+12
2024-01-04Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2023-12-19aarch64: Add FEAT_SPECRES2 supportAndrea Corallo1-8/+8
2023-11-07aarch64: Add LSE128 instructionsVictor Do Nascimento1-15/+17
2023-11-02aarch64: Add support for GCSB DSYNC instruction.Srinath Parvathaneni1-9/+10
2023-11-02aarch64: Add support for GCS extension.srinath1-8/+9
2023-03-30aarch64: Add the RPRFM instructionRichard Sandiford1-0/+1
2023-03-30aarch64: Add new SVE dot-product instructionsRichard Sandiford1-1/+2
2023-03-30aarch64: Add the SME2 shift instructionsRichard Sandiford1-0/+2
2023-03-30aarch64: Add the SME2 MLALL and MLSLL instructionsRichard Sandiford1-0/+5
2023-03-30aarch64: Add the SME2 MLAL and MLSL instructionsRichard Sandiford1-0/+4
2023-03-30aarch64: Add the SME2 FMLA and FMLS instructionsRichard Sandiford1-0/+2
2023-03-30aarch64: Add the SME2 ADD and SUB instructionsRichard Sandiford1-0/+1
2023-03-30aarch64: Add the SME2 ZT0 instructionsRichard Sandiford1-0/+9
2023-03-30aarch64: Add the SME2 predicate-related instructionsRichard Sandiford1-0/+10
2023-03-30aarch64: Add the SME2 multivector LD1 and ST1 instructionsRichard Sandiford1-0/+3
2023-03-30aarch64: Add the SME2 MOVA instructionsRichard Sandiford1-0/+8
2023-03-30aarch64: Add support for predicate-as-counter registersRichard Sandiford1-6/+11
2023-03-30aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_arrayRichard Sandiford1-1/+1
2023-03-30aarch64: Add a _10 suffix to FLD_imm3Richard Sandiford1-1/+1
2023-03-30aarch64: Regularise FLD_* suffixesRichard Sandiford1-16/+16
2023-03-30aarch64: Add an operand class for SVE register listsRichard Sandiford1-2/+2
2023-03-30aarch64: Move ZA range checks to aarch64-opc.cRichard Sandiford1-4/+4
2023-03-30aarch64: Treat ZA as a registerRichard Sandiford1-1/+1
2023-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2022-11-14aarch64: Add support for Common Short Sequence Compression extensionAndre Vieira1-0/+2
2022-10-05Arm64: support CLEARBHB aliasJan Beulich1-8/+8
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-12-02aarch64: Add support for +mopsRichard Sandiford1-0/+3
2021-11-17aarch64: [SME] SVE2 instructions added to support SMEPrzemyslaw Wirkus1-0/+1
2021-11-17aarch64: [SME] Add SME mode selection and state access instructionsPrzemyslaw Wirkus1-9/+10
2021-11-17aarch64: [SME] Add LD1x, ST1x, LDR and STR instructionsPrzemyslaw Wirkus1-0/+4
2021-11-17aarch64: [SME] Add ZERO instructionPrzemyslaw Wirkus1-0/+1
2021-11-17aarch64: [SME] Add MOV and MOVA instructionsPrzemyslaw Wirkus1-0/+2
2021-11-17aarch64: [SME] Add SME instructionsPrzemyslaw Wirkus1-0/+3
2021-01-11aarch64: Remove support for CSREKyrylo Tkachov1-8/+8
2021-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
generated by cgit v1.1 at 2024-06-29 14:21:35 +0000