aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2016-09-21[AArch64][SVE 23/32] Add SVE pattern and prfop operandsRichard Sandiford2-0/+71
2016-09-21[AArch64][SVE 22/32] Add qualifiers for merging and zeroing predicationRichard Sandiford2-4/+61
2016-09-21[AArch64][SVE 21/32] Add Zn and Pn registersRichard Sandiford2-31/+148
2016-09-21[AArch64][SVE 20/32] Add support for tied operandsRichard Sandiford2-0/+10
2016-09-21[AArch64][SVE 13/32] Add an F_STRICT flagRichard Sandiford2-4/+6
2016-09-21[AArch64][SVE 12/32] Remove boolean parameters from parse_address_mainRichard Sandiford4-24/+57
2016-09-21[AArch64][SVE 11/32] Tweak aarch64_reg_parse_32_64 interfaceRichard Sandiford5-339/+371
2016-09-21[AArch64][SVE 10/32] Move range check out of parse_aarch64_imm_floatRichard Sandiford2-8/+11
2016-09-21[AArch64][SVE 09/32] Improve error messages for invalid floatsRichard Sandiford4-6/+34
2016-09-21[AArch64][SVE 08/32] Generalise aarch64_double_precision_fmovableRichard Sandiford2-33/+37
2016-09-21[AArch64][SVE 07/32] Replace hard-coded uses of REG_TYPE_R_Z_BHSDQ_VRichard Sandiford2-22/+43
2016-09-21[AArch64][SVE 06/32] Generalise parse_neon_reg_listRichard Sandiford2-5/+15
2016-09-21[AArch64][SVE 05/32] Rename parse_neon_type_for_operandRichard Sandiford2-2/+8
2016-09-21[AArch64][SVE 04/32] Rename neon_type_el to vector_type_elRichard Sandiford2-16/+29
2016-09-21[AArch64][SVE 03/32] Rename neon_el_type to vector_el_typeRichard Sandiford2-4/+12
2016-09-21[AArch64][SVE 01/32] Remove parse_neon_operand_typeRichard Sandiford2-27/+9
2016-09-16[ARC] Disassemble correctly extension instructions.Claudiu Zissulescu3-0/+27
2016-09-15gas: run the sparc test dcti-couples-v9 only in ELF targets.Jose E. Marchesi2-1/+7
2016-09-14Modify POWER9 support to match final ISA 3.0 documentation.Peter Bergner3-65/+19
2016-09-14gas: improve architecture mismatch diagnostics in sparcJose E. Marchesi2-1/+6
2016-09-14gas: detect DCTI couples in sparcJose E. Marchesi11-18/+133
2016-09-14[ARC] Fix parsing dtpoff relocation expression.Claudiu Zissulescu4-1/+30
2016-09-12S/390: Add alternate processor names.Andreas Krebbel4-29/+70
2016-09-12S/390: Fix facility bit default.Andreas Krebbel2-1/+8
2016-09-12S/390: Fix kmctr instruction type.Patrick Steuer2-1/+5
2016-09-08Allow PROCESSOR_IAMCU for Intel MCUH.J. Lu2-1/+6
2016-09-07X86: Allow additional ISAs for IAMCU in assemblerH.J. Lu11-30/+50
2016-09-07[arm] Automatically enable CRC instructions on supported ARMv8-A CPUs.Richard Earnshaw2-9/+14
2016-08-31PowerPC VLE sh_flags and p_flagsAlan Modra2-5/+15
2016-08-26opcodes, gas: fix mnemonic of sparc camellia_flJose E. Marchesi3-2/+8
2016-08-26Add missing ARMv8-M special registersThomas Preud'homme6-66/+337
2016-08-25Remove _S version of ARM MSR/MRS special registersThomas Preud'homme6-34/+12
2016-08-24X86: Add ptwrite instructionH.J. Lu10-0/+132
2016-08-19ARM: Issue a warning when the MRRC and MRRC2 instructions are used with the s...Tamar Christina5-0/+51
2016-08-19Place .shstrtab section after .symtab and .strtab, thus restoring monotonical...Nick Clifton22-85/+110
2016-08-11[AArch64] Reject -0.0 as an 8-bit FP immediateRichard Sandiford4-2/+32
2016-08-05Ensure ARM VPUSH and VPOP instructions do not affect more than 16 registers.Nick Clifton6-37/+89
2016-08-05Fix the generation of alignment frags in code sections for AArch64.Nick Clifton4-3/+58
2016-08-04Fix generation of relocs for 32-bit Sparc Solaris targets.Stefan Trleman2-0/+23
2016-07-29gas: avoid spurious failures in non-ELF targets in the SPARC testsuite.Jose E. Marchesi3-48/+56
2016-07-27MIPS/GAS: Implement microMIPS branch/jump compactionMaciej W. Rozycki45-640/+8541
2016-07-27Begin implementing ARC NPS-400 Accelerator instructionsGraham Markall4-35/+298
2016-07-26MIPS/GAS: Respect the `insn32' mode in branch relaxationMaciej W. Rozycki10-66/+1248
2016-07-21Set BFD_VERSION to 2.27.51H.J. Lu2-10/+14
2016-07-20Add support to the ARC disassembler for selecting instruction classes.Claudiu Zissulescu9-4/+254
2016-07-20MIPS/GAS: Remove erroneous ELF relocation referencesMaciej W. Rozycki2-7/+10
2016-07-19MIPS: Convert cross-mode BAL to JALXMaciej W. Rozycki13-20/+238
2016-07-19MIPS: Verify the ISA mode and alignment of branch and jump targetsMaciej W. Rozycki70-58/+4918
2016-07-19make the type of nds32_pseudo_opcode::pseudo_val unsignedTrevor Saunders2-32/+97
2016-07-19sparc: make a field type bfd_reloc_code_real_typeTrevor Saunders2-1/+6