index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
loongarch
/
loongarch.h
Age
Commit message (
Expand
)
Author
Files
Lines
11 days
LoongArch: TFmode is not allowed to be stored in the float register.
Lulu Cheng
1
-7
/
+0
2024-06-25
Replace {FLOAT,{,LONG_}DOUBLE}_TYPE_SIZE with new hook mode_for_floating_type
Kewen Lin
1
-7
/
+6
2024-04-23
LoongArch: Define builtin macros for ISA evolutions
Yang Yujie
1
-0
/
+1
2024-04-09
LoongArch: Enable switchable target
Yang Yujie
1
-0
/
+2
2024-04-01
LoongArch: Split loongarch_option_override_internal into smaller procedures
Yang Yujie
1
-6
/
+12
2024-03-20
LoongArch: Combine UNITS_PER_FP_REG and UNITS_PER_FPREG macros.
Chenghui Pan
1
-5
/
+2
2024-03-05
LoongArch: Allow s9 as a register alias
Xi Ruoyao
1
-0
/
+1
2024-01-26
LoongArch: Define LOGICAL_OP_NON_SHORT_CIRCUIT
Jiahao Xu
1
-0
/
+1
2024-01-11
LoongArch: Implement option save/restore
Yang Yujie
1
-1
/
+1
2024-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2023-12-08
LoongArch: New options -mrecip and -mrecip= with ffast-math.
Jiahao Xu
1
-0
/
+18
2023-12-02
LoongArch: Remove duplicate definition of CLZ_DEFINED_VALUE_AT_ZERO.
Li Wei
1
-6
/
+3
2023-11-17
LoongArch: Implement C[LT]Z_DEFINED_VALUE_AT_ZERO
Li Wei
1
-0
/
+5
2023-10-23
LoongArch: Add enum-style -mexplicit-relocs= option
Xi Ruoyao
1
-0
/
+3
2023-10-23
LoongArch: Define macro CLEAR_INSN_CACHE.
Lulu Cheng
1
-0
/
+5
2023-10-17
LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP.
Lulu Cheng
1
-5
/
+0
2023-10-12
LoongArch: Adjust makefile dependency for loongarch headers.
Yang Yujie
1
-3
/
+0
2023-09-15
LoongArch: Reimplement multilib build option handling.
Yang Yujie
1
-50
/
+0
2023-09-09
LoongArch: Use LSX and LASX for block move
Xi Ruoyao
1
-0
/
+3
2023-09-05
LoongArch: Add Loongson ASX base instruction support.
Lulu Cheng
1
-4
/
+56
2023-09-05
LoongArch: Add Loongson SX base instruction support.
Lulu Cheng
1
-3
/
+62
2023-09-05
LoongArch: initial ada support on linux
Yang Yujie
1
-2
/
+2
2023-06-15
LoongArch: Change the default value of LARCH_CALL_RATIO to 6.
chenxiaolong
1
-1
/
+1
2023-05-07
LoongArch: Enable shrink wrapping
Xi Ruoyao
1
-0
/
+2
2023-04-19
LoongArch: Improve cpymemsi expansion [PR109465]
Xi Ruoyao
1
-6
/
+4
2023-04-18
LoongArch: Optimize additions with immediates
Xi Ruoyao
1
-0
/
+19
2023-04-18
LoongArch: Remove the definition of the macro LOGICAL_OP_NON_SHORT_CIRCUIT un...
Lulu Cheng
1
-1
/
+0
2023-03-06
LoongArch: Stop -mfpu from silently breaking ABI [PR109000]
Xi Ruoyao
1
-2
/
+2
2023-01-16
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2022-11-30
LoongArch: Optimize the implementation of stack check.
Lulu Cheng
1
-0
/
+4
2022-08-25
LoongArch: Fix pr106459 by use HWIT instead of 1UL.
Chenghua Xu
1
-6
/
+9
2022-07-29
LoongArch: Define the macro ASM_PREFERRED_EH_DATA_FORMAT by checking the asse...
Lulu Cheng
1
-0
/
+5
2022-07-26
LoongArch: Subdivision symbol type, add SYMBOL_PCREL support.
Lulu Cheng
1
-1
/
+1
2022-06-28
loongarch: exclude LARCH_PROLOGUE_TEMP from SIBCALL_REGS [PR 106096]
Xi Ruoyao
1
-1
/
+1
2022-03-29
LoongArch Port: Machine description C files and .h files.
chenglulu
1
-0
/
+1147