aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/loongarch
AgeCommit message (Expand)AuthorFilesLines
13 hoursLoongArch: Organize the code related to split move and merge the same functions.Lulu Cheng3-169/+58
8 daysLoongArch: Remove unreachable codes.Lulu Cheng2-148/+8
8 daysLoongArch: TFmode is not allowed to be stored in the float register.Lulu Cheng2-8/+1
2024-07-02LoongArch: Define loongarch_insn_cost and set the cost of movcf2gr and movgr2cf.Lulu Cheng1-0/+29
2024-06-27LoongArch: NFC: Dedup and sort the comment in loongarch_print_operand_relocXi Ruoyao1-9/+1
2024-06-27LoongArch: Tweak IOR rtx_cost for bstrinsXi Ruoyao1-17/+56
2024-06-25Replace {FLOAT,{,LONG_}DOUBLE}_TYPE_SIZE with new hook mode_for_floating_typeKewen Lin2-7/+21
2024-06-12LoongArch: Use bstrins for "value & (-1u << const)"Xi Ruoyao3-0/+26
2024-06-12LoongArch: Fix mode size comparision in loongarch_expand_conditional_moveXi Ruoyao1-1/+1
2024-05-31Fix some opindex for some options [PR115022]Andrew Pinski1-1/+1
2024-05-28LoongArch: Guard REGNO with REG_P in loongarch_expand_conditional_move [PR115...Xi Ruoyao1-5/+12
2024-04-27LoongArch: Add constraints for bit string operation define_insn_and_split's [...Xi Ruoyao1-8/+8
2024-04-23LoongArch: Define builtin macros for ISA evolutionsYang Yujie10-94/+397
2024-04-23LoongArch: Define ISA versionsYang Yujie12-131/+246
2024-04-16LoongArch: Add indexes for some compilation options.Lulu Cheng1-2/+7
2024-04-09LoongArch: Enable switchable targetYang Yujie3-17/+101
2024-04-08LoongArch: Set default alignment for functions jumps and loops [PR112919].Lulu Cheng3-16/+36
2024-04-03LoongArch: Remove unused code.Jiahao Xu4-171/+9
2024-04-02LoongArch: Fix missing plugin headerYang Yujie1-2/+3
2024-04-02LoongArch: Add support for TLS descriptors.mengqinggang9-14/+154
2024-04-02LoongArch: Regenerate loongarch.opt.urls.Lulu Cheng1-2/+17
2024-04-01LoongArch: Split loongarch_option_override_internal into smaller proceduresYang Yujie7-236/+342
2024-03-21LoongArch: Fix a typo [PR 114407]Xi Ruoyao1-1/+1
2024-03-20LoongArch: Combine UNITS_PER_FP_REG and UNITS_PER_FPREG macros.Chenghui Pan2-10/+7
2024-03-20LoongArch: Change loongarch_expand_vec_cmp()'s return type from bool to void.Chenghui Pan4-11/+6
2024-03-20LoongArch: Remove unused/useless definitions.Chenghui Pan2-31/+0
2024-03-19LoongArch: Fix C23 (...) functions returning large aggregates [PR114175]Xi Ruoyao1-1/+7
2024-03-15LoongArch: Remove masking process for operand 3 of xvpermi.q.Chenghui Pan1-5/+0
2024-03-14LoongArch: Remove unused and incorrect "sge<u>_<X:mode><GPR:mode>" define_insnXi Ruoyao1-10/+0
2024-03-09LoongArch: Emit R_LARCH_RELAX for TLS IE with non-extreme code model to allow...Xi Ruoyao2-2/+15
2024-03-09LoongArch: Fixed an issue with the implementation of the template atomic_comp...Lulu Cheng1-11/+35
2024-03-07LoongArch: Use /lib instead of /lib64 as the library search path for MUSL.Yang Yujie2-1/+26
2024-03-05LoongArch: Allow s9 as a register aliasXi Ruoyao1-0/+1
2024-02-29LoongArch: Remove unneeded sign extension after crc/crcc instructionsXi Ruoyao1-0/+11
2024-02-29LoongArch: NFC: Deduplicate crc instruction definesXi Ruoyao1-13/+5
2024-02-18LoongArch: Remove redundant symbol type conversions in larchintrin.h.Lulu Cheng1-36/+33
2024-02-18LoongArch: Fix wrong return value type of __iocsrrd_h.Lulu Cheng1-1/+1
2024-02-04LoongArch: Fix wrong LSX FP vector negationXi Ruoyao3-27/+18
2024-02-04LoongArch: Avoid out-of-bounds access in loongarch_symbol_insnsXi Ruoyao1-1/+2
2024-02-04LoongArch: testsuite: Fix gcc.dg/vect/vect-reduc-mul_{1, 2}.c FAIL.Li Wei1-55/+163
2024-02-03LoongArch: Fix an ODR violationXi Ruoyao2-2/+3
2024-02-02LoongArch: Fix incorrect return type for frecipe/frsqrte intrinsic functionsJiahao Xu1-8/+8
2024-02-02LoongArch: Adjust cost of vector_stmt that match multiply-add pattern.Li Wei1-0/+48
2024-02-02LoongArch: Don't split the instructions containing relocs for extreme code mo...Xi Ruoyao2-57/+94
2024-02-02LoongArch: Added support for loading __get_tls_addr symbol address using call36.Lulu Cheng1-6/+16
2024-02-02LoongArch: Enable explicit reloc for extreme TLS GD/LD with -mexplicit-relocs...Lulu Cheng1-10/+9
2024-02-02LoongArch: Add the macro implementation of mcmodel=extreme.Lulu Cheng4-44/+127
2024-02-02LoongArch: Merge template got_load_tls_{ld/gd/le/ie}.Lulu Cheng2-76/+30
2024-02-02LoongArch: Modify the address calculation logic for obtaining array element v...Lulu Cheng1-0/+43
2024-01-26LoongArch: Split vec_selects of bottom elements into simple moveJiahao Xu1-0/+15
generated by cgit v1.1 at 2024-07-20 14:15:09 +0000