index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
common
Age
Commit message (
Expand
)
Author
Files
Lines
2023-12-07
aarch64: Add an early RA for strided registers
Richard Sandiford
1
-0
/
+1
2023-12-05
RISC-V: Check if zcd conflicts with zcmt and zcmp
Kito Cheng
1
-0
/
+8
2023-12-04
RISC-V: Update crypto vector ISA info with latest spec
Feng Wang
1
-2
/
+4
2023-12-04
RISC-V: Refactor riscv_implied_info_t to make it able to handle conditional i...
Kito Cheng
1
-11
/
+33
2023-12-04
RISC-V: Refine riscv_subset_list::parse [NFC]
Kito Cheng
1
-12
/
+19
2023-12-04
i386: Fix CPUID of USER_MSR.
Hu, Lin1
1
-2
/
+2
2023-11-27
RISC-V: Initial RV64E and LP64E support
Tsukasa OI
1
-4
/
+4
2023-11-20
Initial support for AVX10.1
Haochen Jiang
4
-1
/
+92
2023-11-15
RISC-V: Fix ICE in non-canonical march parsing
Patrick O'Neill
1
-4
/
+13
2023-10-30
i386: Zhaoxin yongfeng enablement
Mayshao
3
-5
/
+12
2023-10-22
RISC-V: Prohibit combination of 'E' and 'H'
Tsukasa OI
1
-0
/
+4
2023-10-22
RISC-V: 'Zfa' extension is now ratified
Tsukasa OI
1
-1
/
+1
2023-10-18
Initial Panther Lake Support
Haochen Jiang
3
-0
/
+12
2023-10-18
Initial Clearwater Forest Support
Haochen Jiang
3
-0
/
+10
2023-10-12
Support Intel USER_MSR
Hu, Lin1
4
-0
/
+19
2023-10-11
RISC-V: Extend riscv_subset_list, preparatory for target attribute support
Kito Cheng
1
-0
/
+209
2023-10-11
[PATCH v4 2/2] RISC-V: Add support for XCValu extension in CV32E40P
Mary Bennett
1
-0
/
+2
2023-10-11
[PATCH v4 1/2] RISC-V: Add support for XCVmac extension in CV32E40P
Mary Bennett
1
-0
/
+4
2023-10-09
Initial support for -mevex512
Haochen Jiang
1
-0
/
+15
2023-10-07
[APX_EGPR] Initial support for APX_F
Kong Lingling
4
-1
/
+30
2023-09-08
LoongArch: Enable -fsched-pressure by default at -O1 and higher.
Guo Jie
1
-0
/
+1
2023-09-07
RISC-V: Add support for 'XVentanaCondOps' reusing 'Zicond' support
Tsukasa OI
1
-0
/
+2
2023-09-05
arc: Remove obsolete mbbit-peephole option and unused patterns.
Claudiu Zissulescu
1
-1
/
+0
2023-08-29
RISC-V: Add stub support for existing extensions (unprivileged)
Tsukasa OI
1
-0
/
+1
2023-08-29
RISC-V: Add stub support for existing extensions (vendor)
Tsukasa OI
1
-0
/
+2
2023-08-29
RISC-V: Add stub support for existing extensions (privileged)
Tsukasa OI
1
-0
/
+18
2023-08-29
LoongArch: Enable '-free' starting at -O2.
Lulu Cheng
1
-0
/
+1
2023-08-28
RISC-V: __builtin_riscv_pause for all environment
Tsukasa OI
1
-0
/
+2
2023-08-25
[PATCH v10] RISC-V: Add support for the Zfa extension
Jin Ma
1
-0
/
+7
2023-08-24
RISC-V: Enable pressure-aware scheduling by default.
Robin Dapp
1
-0
/
+2
2023-08-24
Revert "Initial support for AVX10.1"
Haochen Jiang
4
-96
/
+1
2023-08-24
Revert "Emit a warning when disabling AVX512 with AVX10 enabled or disabling ...
Haochen Jiang
1
-54
/
+14
2023-08-24
Revert "Emit a warning when AVX10 options conflict in vector width"
Haochen Jiang
1
-20
/
+0
2023-08-24
Fix target_clone ("arch=graniterapids-d") and target_clone ("arch=arrowlake-s")
liuhongt
1
-4
/
+7
2023-08-21
Support -march=gracemont
liuhongt
2
-0
/
+5
2023-08-17
Emit a warning when AVX10 options conflict in vector width
Haochen Jiang
1
-0
/
+20
2023-08-17
Emit a warning when disabling AVX512 with AVX10 enabled or disabling AVX10 wi...
Haochen Jiang
1
-14
/
+54
2023-08-17
Initial support for AVX10.1
Haochen Jiang
4
-1
/
+96
2023-08-14
RISC-V: Minimal support for ZC* extensions.
Jiawei
1
-0
/
+38
2023-08-14
x86: Update model values for Raptorlake.
Cui, Lili
1
-0
/
+1
2023-08-10
RISC-V: Add Ztso atomic mappings
Patrick O'Neill
1
-0
/
+6
2023-08-09
RISC-V: Remove non-existing 'Zve32d' extension
Tsukasa OI
1
-1
/
+0
2023-08-09
Rename local variable subleaf_level to max_subleaf_level.
liuhongt
1
-3
/
+4
2023-08-09
Workaround possible CPUID bug in Sandy Bridge.
liuhongt
1
-39
/
+43
2023-08-02
i386: refactor macros.
Hu, Lin1
1
-5
/
+5
2023-07-26
[PATCH 1/5] [RISC-V] Recognize Zicond extension
Xiao Zeng
1
-0
/
+3
2023-07-24
[committed] Use single quote rather than backquote in RISC-V diagnostic
Jeff Law
1
-3
/
+3
2023-07-19
RISC-V: Throw compilation error for unknown extensions
Lehua Ding
1
-12
/
+56
2023-07-17
RISC-V: Ensure all implied extensions are included [PR110696]
Lehua Ding
1
-3
/
+30
2023-07-17
Initial Lunar Lake, Arrow Lake and Arrow Lake S Support
Mo, Zewei
3
-0
/
+27
[next]