index
:
rocket-tools/riscv-opcodes.git
confprec
debug
incoresemi-migration-to-new-format
llvm-encodings
master
mvp
riscv-bitmanip
rnmi
rvv
v
vadc
wfmi
zfh
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2024-06-04
Fix typo in CTR bitfield definition (#253)
Ved Shanbhogue
1
-2
/
+2
2024-06-04
Add unratified Smctr/Ssctr instructions and CSRs (#252)
Ved Shanbhogue
3
-0
/
+77
2024-05-28
Update rv_v to fix typo (#251)
Pengcheng Wang
1
-1
/
+1
2024-05-15
Fix typos in parse.py (#247)
Patrick Yingxi Pan
1
-3
/
+3
2024-05-05
Add unratified Ssdbltrp and Smdbltrp fields (#238)
Ved Shanbhogue
1
-7
/
+18
2024-05-05
Mark Zihintntl, Zicond, Zfa, Zbkb, and Zvbc as ratified (#246)
Ved Shanbhogue
24
-29
/
+22
2024-05-05
Mark Zimop and Zcmop ratified (#245)
Ved Shanbhogue
2
-0
/
+0
2024-05-05
Mark Zabha ratified (#244)
Ved Shanbhogue
1
-0
/
+0
2024-05-01
Remove remainder of B extensions
Andrew Waterman
2
-21
/
+0
2024-05-01
Remove remainder of P extensions
Andrew Waterman
2
-39
/
+0
2024-05-01
Add shadow stack fault code
Andrew Waterman
1
-0
/
+1
2024-05-01
Remove legacy bit-manipulation extensions
Andrew Waterman
12
-65
/
+0
2024-05-01
Remove old P extensions
Andrew Waterman
6
-293
/
+0
2024-05-01
Remove unratified vector memory-access instructions
Andrew Waterman
1
-36
/
+0
2024-05-01
Correctly detect overlapping encodings
Andrew Waterman
2
-11
/
+48
2024-05-01
Remove RV128 for now
Andrew Waterman
4
-44
/
+1
2024-05-01
Remove legacy bitmanip encodings that are now conflicting
Andrew Waterman
2
-8
/
+0
2024-04-10
Add mstateen0[60] for Smcsrind/Sscsrind (#241)
YenHaoChen
1
-0
/
+4
2024-04-10
Add stateen0[59] for AIA (#242)
YenHaoChen
1
-0
/
+4
2024-03-01
move opcode of zvb* (#236)
Lucas
9
-0
/
+0
2024-02-26
Add definition of low-priority and high-priority RAS event from AIA (#234)
YenHaoChen
1
-15
/
+19
2024-02-21
Merge pull request #232 from YenHaoChen/pr-mtopi
Neel Gala
1
-0
/
+3
2024-02-21
Add CSR fields of mtopi
YenHaoChen
1
-0
/
+3
2024-02-18
Remove erroneous MSTATEEN0[H]_HENVCFGH macros (#230)
Andrew Waterman
1
-2
/
+0
2024-02-15
Add CSR fields of hvictl (#228)
YenHaoChen
1
-0
/
+6
2024-02-12
Made Typo correction in READ.MD (#223) (#227)
akshaykumars614
1
-1
/
+1
2024-02-03
Add Zicfilp codes (#225)
mylai-mtk
3
-0
/
+6
2024-01-08
Add `.rv32` on rv32_zbs and rv32_zbb instructions (#220)
hirooih
7
-15
/
+22
2024-01-08
Add missing `-n0` (#219)
hirooih
2
-4
/
+4
2023-12-25
update mstateen0 fields (#218)
Ved Shanbhogue
1
-1
/
+4
2023-12-23
Merge pull request #216 from ved-rivos/ssqosid
Andrew Waterman
2
-0
/
+5
2023-12-23
Merge pull request #217 from ved-rivos/zacas_ratified
Andrew Waterman
2
-0
/
+0
2023-12-23
mark zacas ratified
Ved Shanbhogue
2
-0
/
+0
2023-12-23
add srmcfg CSR
Ved Shanbhogue
2
-0
/
+5
2023-11-27
Merge pull request #212 from ved-rivos/sw_check_exception
Andrew Waterman
1
-0
/
+2
2023-11-27
Merge pull request #211 from ved-rivos/zicfiss_insts
Andrew Waterman
3
-0
/
+26
2023-11-27
CSR fields introduced by Zicfilp (#210)
Ved Shanbhogue
1
-0
/
+8
2023-11-25
add software check and hardware error faults
Ved Shanbhogue
1
-0
/
+2
2023-11-25
add zicfiss instructions
Ved Shanbhogue
1
-0
/
+14
2023-11-25
add compressed zicfiss instructions
Ved Shanbhogue
1
-0
/
+5
2023-11-25
add pseudoops for zicfiss insts
Ved Shanbhogue
1
-0
/
+7
2023-11-24
Merge pull request #209 from ved-rivos/zicfiss
Andrew Waterman
2
-0
/
+4
2023-11-24
SSP CSR introduced by Zicfiss
Ved Shanbhogue
1
-0
/
+1
2023-11-24
CSR fields introduced by Zicfiss
Ved Shanbhogue
1
-0
/
+3
2023-11-01
Merge pull request #206 from ved-rivos/zabha
Andrew Waterman
1
-0
/
+23
2023-10-29
Add Zabha AMO inst code points
Ved Shanbhogue
1
-0
/
+23
2023-10-26
Merge pull request #205 from tomhepworth/master
Andrew Waterman
1
-1
/
+3
2023-10-26
Clarified syntax of regular instructions
Thomas Hepworth
1
-1
/
+3
2023-10-20
Merge pull request #201 from mehnadnerd/master
Andrew Waterman
1
-0
/
+8
2023-10-19
Making explicit that the aq bit is set for load-acquire, rl bit is set for st...
brs
1
-8
/
+8
[next]