aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-06-04Fix typo in CTR bitfield definition (#253)Ved Shanbhogue1-2/+2
2024-06-04Add unratified Smctr/Ssctr instructions and CSRs (#252)Ved Shanbhogue3-0/+77
2024-05-28Update rv_v to fix typo (#251)Pengcheng Wang1-1/+1
2024-05-15Fix typos in parse.py (#247)Patrick Yingxi Pan1-3/+3
2024-05-05Add unratified Ssdbltrp and Smdbltrp fields (#238)Ved Shanbhogue1-7/+18
2024-05-05Mark Zihintntl, Zicond, Zfa, Zbkb, and Zvbc as ratified (#246)Ved Shanbhogue24-29/+22
2024-05-05Mark Zimop and Zcmop ratified (#245)Ved Shanbhogue2-0/+0
2024-05-05Mark Zabha ratified (#244)Ved Shanbhogue1-0/+0
2024-05-01Remove remainder of B extensionsAndrew Waterman2-21/+0
2024-05-01Remove remainder of P extensionsAndrew Waterman2-39/+0
2024-05-01Add shadow stack fault codeAndrew Waterman1-0/+1
2024-05-01Remove legacy bit-manipulation extensionsAndrew Waterman12-65/+0
2024-05-01Remove old P extensionsAndrew Waterman6-293/+0
2024-05-01Remove unratified vector memory-access instructionsAndrew Waterman1-36/+0
2024-05-01Correctly detect overlapping encodingsAndrew Waterman2-11/+48
2024-05-01Remove RV128 for nowAndrew Waterman4-44/+1
2024-05-01Remove legacy bitmanip encodings that are now conflictingAndrew Waterman2-8/+0
2024-04-10Add mstateen0[60] for Smcsrind/Sscsrind (#241)YenHaoChen1-0/+4
2024-04-10Add stateen0[59] for AIA (#242)YenHaoChen1-0/+4
2024-03-01move opcode of zvb* (#236)Lucas9-0/+0
2024-02-26Add definition of low-priority and high-priority RAS event from AIA (#234)YenHaoChen1-15/+19
2024-02-21Merge pull request #232 from YenHaoChen/pr-mtopiNeel Gala1-0/+3
2024-02-21Add CSR fields of mtopiYenHaoChen1-0/+3
2024-02-18Remove erroneous MSTATEEN0[H]_HENVCFGH macros (#230)Andrew Waterman1-2/+0
2024-02-15Add CSR fields of hvictl (#228)YenHaoChen1-0/+6
2024-02-12Made Typo correction in READ.MD (#223) (#227)akshaykumars6141-1/+1
2024-02-03Add Zicfilp codes (#225)mylai-mtk3-0/+6
2024-01-08Add `.rv32` on rv32_zbs and rv32_zbb instructions (#220)hirooih7-15/+22
2024-01-08Add missing `-n0` (#219)hirooih2-4/+4
2023-12-25update mstateen0 fields (#218)Ved Shanbhogue1-1/+4
2023-12-23Merge pull request #216 from ved-rivos/ssqosidAndrew Waterman2-0/+5
2023-12-23Merge pull request #217 from ved-rivos/zacas_ratifiedAndrew Waterman2-0/+0
2023-12-23mark zacas ratifiedVed Shanbhogue2-0/+0
2023-12-23add srmcfg CSRVed Shanbhogue2-0/+5
2023-11-27Merge pull request #212 from ved-rivos/sw_check_exceptionAndrew Waterman1-0/+2
2023-11-27Merge pull request #211 from ved-rivos/zicfiss_instsAndrew Waterman3-0/+26
2023-11-27CSR fields introduced by Zicfilp (#210)Ved Shanbhogue1-0/+8
2023-11-25add software check and hardware error faultsVed Shanbhogue1-0/+2
2023-11-25add zicfiss instructionsVed Shanbhogue1-0/+14
2023-11-25add compressed zicfiss instructionsVed Shanbhogue1-0/+5
2023-11-25add pseudoops for zicfiss instsVed Shanbhogue1-0/+7
2023-11-24Merge pull request #209 from ved-rivos/zicfissAndrew Waterman2-0/+4
2023-11-24SSP CSR introduced by ZicfissVed Shanbhogue1-0/+1
2023-11-24CSR fields introduced by ZicfissVed Shanbhogue1-0/+3
2023-11-01Merge pull request #206 from ved-rivos/zabhaAndrew Waterman1-0/+23
2023-10-29Add Zabha AMO inst code pointsVed Shanbhogue1-0/+23
2023-10-26Merge pull request #205 from tomhepworth/masterAndrew Waterman1-1/+3
2023-10-26Clarified syntax of regular instructionsThomas Hepworth1-1/+3
2023-10-20Merge pull request #201 from mehnadnerd/masterAndrew Waterman1-0/+8
2023-10-19Making explicit that the aq bit is set for load-acquire, rl bit is set for st...brs1-8/+8