diff options
| author | mylai-mtk <ming-yi.lai@mediatek.com> | 2024-02-03 22:16:31 +0800 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2024-02-03 06:16:31 -0800 |
| commit | f51aa42dac51c071c516a96648344a50339fa70d (patch) | |
| tree | 4bc25ef62ee0752c8c393b50faf4b38cf4a8a98e | |
| parent | eb901304175d51f9db9ce055c1332e02f3b83cce (diff) | |
| download | riscv-opcodes-f51aa42dac51c071c516a96648344a50339fa70d.zip riscv-opcodes-f51aa42dac51c071c516a96648344a50339fa70d.tar.gz riscv-opcodes-f51aa42dac51c071c516a96648344a50339fa70d.tar.bz2 | |
Add Zicfilp codes (#225)
| -rw-r--r-- | constants.py | 1 | ||||
| -rw-r--r-- | encoding.h | 3 | ||||
| -rw-r--r-- | unratified/rv_zicfilp | 2 |
3 files changed, 6 insertions, 0 deletions
diff --git a/constants.py b/constants.py index 8e88658..3451ade 100644 --- a/constants.py +++ b/constants.py @@ -220,6 +220,7 @@ emitted_pseudo_ops = [ 'mop_rr_7', 'sspush_x1', 'sspush_x5', + 'lpad', 'bclri.rv32', 'bexti.rv32', 'binvi.rv32', @@ -337,6 +337,9 @@ #define SRMCFG_RCID 0x00000FFF #define SRMCFG_MCID 0x0FFF0000 +/* software check exception xtval codes */ +#define LANDING_PAD_FAULT 2 + #ifdef __riscv #if __riscv_xlen == 64 diff --git a/unratified/rv_zicfilp b/unratified/rv_zicfilp new file mode 100644 index 0000000..1ef4844 --- /dev/null +++ b/unratified/rv_zicfilp @@ -0,0 +1,2 @@ +# auipc x0 imm20 -> lpad imm20 +$pseudo_op rv_i::auipc lpad imm20 11..7=0 6..2=0x05 1..0=3 |