index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
csrs.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2022-07-18
Merge pull request #1041 from plctlab/plct-new-csrs
Andrew Waterman
1
-11
/
+15
2022-07-17
modify the check for "state->prv >= PRV_M" to "state->prv == PRV_M"
Weiwei Li
1
-1
/
+1
2022-07-17
Fix the initial value and write mask for mstatus
Weiwei Li
1
-2
/
+6
2022-07-17
remove unnecessary ifdef for RISCV_ENABLE_DUAL_ENDIAN
Weiwei Li
1
-2
/
+0
2022-07-17
extract the progress of computing the inital value of mstatus into
Weiwei Li
1
-9
/
+11
2022-07-15
Merge pull request #1043 from YenHaoChen/pr-conditionalize-epmp
Andrew Waterman
1
-0
/
+6
2022-07-13
Properly log mstatush side effect updates
Scott Johnson
1
-1
/
+3
2022-07-13
Add assertion to ensure proper logging of mstatus changes on RV32
Scott Johnson
1
-0
/
+4
2022-07-13
Add proxy for accessing the low 32 bits of a 64-bit CSR
Scott Johnson
1
-0
/
+18
2022-07-13
Remove no-longer-needed mask from rv32_high_csr_t
Scott Johnson
1
-2
/
+2
2022-07-13
Remove unnecessary mask from rv32_high_csr_t constructor
Scott Johnson
1
-3
/
+2
2022-07-13
add check for H extension requires S mode (#1042)
liweiwei90
1
-1
/
+1
2022-07-13
Add verify_permissions() for mseccfg_csr_t
YenHaoChen
1
-0
/
+6
2022-07-11
Merge pull request #1035 from plctlab/plct-smstateen-dev
Andrew Waterman
1
-71
/
+124
2022-07-11
Allow writes to pmp(i-1)cfg on locked pmp(i)cfg (#1039)
YenHaoChen
1
-1
/
+1
2022-07-09
add smstateen check for fcsr, senvcfg, henvcfg
Weiwei Li
1
-0
/
+40
2022-07-09
add standalone class for fcsr and senvcfg csr
Weiwei Li
1
-0
/
+11
2022-07-09
add support for csrs of smstateen extensions
Weiwei Li
1
-0
/
+61
2022-07-07
modify mstatush_csr_t to general rv32_high_csr_t
Weiwei Li
1
-8
/
+12
2022-07-07
remove multi blank lines
Weiwei Li
1
-63
/
+0
2022-05-26
Fix RV32 hgatp write mask computation (#1014)
Andrew Waterman
1
-1
/
+1
2022-05-11
Change henvcfg csr to a henvcfg_csr_t
Ryan Buchner
1
-0
/
+7
2022-05-04
Update pmpaddr_csr_t::access_ok() for ePMP on matching regions
soberl@nvidia.com
1
-5
/
+31
2022-05-04
Update csr access rules for ePMP on pmpaddr and pmpcfg
soberl@nvidia.com
1
-7
/
+31
2022-05-04
Implement the new csr mseccfg for ePMP as dummy
soberl@nvidia.com
1
-0
/
+43
2022-04-11
Merge pull request #944 from riscv-software-src/triggers
Scott Johnson
1
-56
/
+7
2022-04-11
Fix hgatp CSR write
Anup Patel
1
-1
/
+1
2022-04-06
mmu: support asid/vmid (#928)
Chih-Min Chao
1
-3
/
+8
2022-04-05
Merge pull request #960 from marcfedorow/upstream
Andrew Waterman
1
-6
/
+13
2022-04-05
Move num_triggers knowledge into triggers.h
Tim Newsome
1
-1
/
+1
2022-04-05
Don't access triggers vector directly from csrs.cc.
Tim Newsome
1
-4
/
+4
2022-04-05
Move tdata2 logic into trigger.
Tim Newsome
1
-6
/
+2
2022-04-05
Make misa.V writable
Mark Fedorov
1
-1
/
+3
2022-04-05
Since ca08503 this code only runs at reset, so no longer depends on misa.V be...
Mark Fedorov
1
-2
/
+2
2022-04-04
Make misa.Q writable
Mark Fedorov
1
-1
/
+3
2022-04-04
Refactor misa masking
Mark Fedorov
1
-3
/
+6
2022-03-30
Move tdata1 write logic into triggers.
Tim Newsome
1
-23
/
+1
2022-03-30
Move tdata1 read logic into triggers.cc.
Tim Newsome
1
-19
/
+1
2022-03-30
Move tdata2 into mcontrol_t
Tim Newsome
1
-9
/
+4
2022-03-30
Replace state.mcontrol with TM.triggers.
Tim Newsome
1
-3
/
+3
2022-03-30
mcontrol_match_t -> mcontrol_t::match_t
Tim Newsome
1
-1
/
+1
2022-03-30
Move mcontrol_t and mcontrol_match_t into triggers
Tim Newsome
1
-3
/
+3
2022-03-30
mcontrol_action_t -> triggers::action_t
Tim Newsome
1
-1
/
+1
2022-03-30
Implement Sv57 and Sv57x4 translation modes
Andrew Waterman
1
-1
/
+3
2022-03-30
Don't allow hgatp.MODE to be set to Sv48x4 unless implemented
Andrew Waterman
1
-2
/
+2
2022-03-16
Raise illegal (not virtual) instruction exception on counter writes (#951)
Andrew Waterman
1
-4
/
+1
2022-03-16
Refer to concrete members in sstatus_csr_t::dirty()
Andrew Waterman
1
-2
/
+2
2022-03-16
Speed up sstatus_csr_t::dirty(); remove redundant log entries
Andrew Waterman
1
-0
/
+6
2022-03-15
Rewrite sstatus_csr_t::enabled() for higher performance
Andrew Waterman
1
-11
/
+10
2022-03-15
Give concrete types to fields of sstatus_proxy_csr_t
Andrew Waterman
1
-1
/
+1
[prev]
[next]