index
:
sail-riscv.git
billmcspadden-riscv
c2_emu
cheri
cheri-merge
cheri_lite
cookbook_br
csr_ext
debugmod
epc_legalization
ext_check_phys_mem
ext_check_phys_mem_alt
ext_misa
fdext
fence_issue29
fence_noops
fix-signature-granularity
fix_next_csrs
gdb
haveSmepmp_billmcspadden
hpm_events
hpm_events_billmcspadden
hpm_events_billmcspadden__sail_error_message_is_terse
initial-contributing-guide
inst_extensions
master
master-cleanup
match_warnings
mem_meta
mem_meta_merge
monads
new_test_2
new_test_3
no_boot_rom
no_casts
optimize
priv_1_13
rmem_interpreter
rmn30
rsnikhil
rv_config
sail-coverage-linking
update-copyright-headers
vector-dev
vmem_ext
x_regs
xret_ext
zfa
zfinx
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
model
/
riscv_insts_base.sail
Age
Commit message (
Expand
)
Author
Files
Lines
2019-05-23
Be more careful about matching only instructions that are defined for xlen be...
Robert Norton
1
-5
/
+6
2019-05-10
Rename regbits to regidx, to clarify the type is an index and not the content...
Prashanth Mundkur
1
-15
/
+15
2019-05-10
Use an explicit enum to indicate the retire status as opposed to a boolean to...
Prashanth Mundkur
1
-42
/
+42
2019-05-10
Print canonical assembly for immediate loads/stores
James Clarke
1
-3
/
+3
2019-05-03
Minor formatting cleanup and remove obsolete comments.
Prashanth Mundkur
1
-2
/
+0
2019-05-03
Fix inconsistency in accessing PC/nextPC, which also clarifies which handlers...
Prashanth Mundkur
1
-4
/
+4
2019-05-02
Push address calculation inside the data_check_addr hook and rename it to dat...
rmn30
Robert Norton
1
-6
/
+8
2019-05-01
Add base address register as extra argument to ext_data_check_addr hook to as...
Robert Norton
1
-2
/
+2
2019-04-24
Add extended model from cheri-merge.
Prashanth Mundkur
1
-58
/
+88
2019-03-14
Merge branch 'master' into rmem_interpreter
Jon French
1
-49
/
+103
2019-03-12
refactor memory access to use new sail intrinsics
Jon French
1
-11
/
+11
2019-03-12
fix missing separator in shift instruction disassemblies
Jon French
1
-2
/
+2
2019-03-11
Add tlbs for Sv32 and Sv48, and some fixes to sfence.vma.
Prashanth Mundkur
1
-18
/
+10
2019-03-11
Fixes for Sv39 TLB.
Prashanth Mundkur
1
-5
/
+10
2019-03-04
Minor edit for consistency.
Prashanth Mundkur
1
-5
/
+5
2019-03-04
Fix missed RV32 check for shamt in sll/srl.
Prashanth Mundkur
1
-5
/
+13
2019-02-19
Use sizeof xlen instead of the value definitions of xlen.
Prashanth Mundkur
1
-39
/
+39
2019-02-15
Add xlen guards on double-word operations to make them RV64-only.
Prashanth Mundkur
1
-12
/
+12
2019-02-14
Handle shamt being 5 bits in RV32 instead of 6; also fix a missed case of dis...
Prashanth Mundkur
1
-8
/
+14
2019-02-11
Fix xlen variable name.
Prashanth Mundkur
1
-32
/
+32
2019-02-11
Handle SXL/UXL not being present in mstatus in RV32 by using explicit getters...
Prashanth Mundkur
1
-1
/
+1
2019-02-08
Add xlen guards on encdec and assembly guards, and encdec for c.jal.
Prashanth Mundkur
1
-11
/
+54
2019-01-29
Add more of the 'N' standard extension.
Prashanth Mundkur
1
-1
/
+3
2019-01-25
SRET should be illegal if S-mode is not supported.
Prashanth Mundkur
1
-1
/
+1
2019-01-25
Factor out each extension into separate files, do some minor cleanup.
Prashanth Mundkur
1
-0
/
+667