aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_insts_base.sail
AgeCommit message (Expand)AuthorFilesLines
2024-05-11Change immediates to be signed in assemblyKotorinMinami1-8/+8
2024-05-07fixup! fixup! fixup! Add Svinval extension.Martin Berger1-46/+0
2024-05-07Add Svinval extension.Martin Berger1-0/+46
2024-04-12Remove & rename duplicate word_width <-> bytes mappingsTim Hutt1-4/+4
2024-02-08Shorten copyright notice at the top of each fileTim Hutt1-65/+3
2024-01-31Update bitfield syntaxAlasdair1-3/+3
2023-11-29Fix Store-Conditional assembly operand order and add parensPaul A. Clarke1-2/+2
2023-10-25Remove duplicate shift definitionsTim Hutt1-42/+4
2023-10-11Implement menvcfgTim Hutt1-0/+17
2023-09-12Remove effectsTim Hutt1-1/+1
2023-08-01Rename EXTZ and EXTSAlasdair1-16/+16
2023-06-15Run the pre-commit hook on all filesAlex Richardson1-1/+0
2023-05-29apply_headers: regenerate copyright headersupdate-copyright-headersPhilipp Tomsich1-1/+3
2023-03-14Use not() instead of ~() for boolean negation (#210)Alexander Richardson1-8/+8
2023-03-06Add wildcard cases to matches to suppress Sail warnings. (#197)Robert Norton1-16/+19
2021-07-29Use headache to apply copyright header at request of Peter Sewell.Robert Norton1-0/+68
2021-02-02Reformat excessively-long linesScott Johnson1-2/+8
2021-01-27MRET and SRET should increment minstret when successfulScott Johnson1-8/+6
2020-10-15Store PC in mtval on EBREAK to match a spec update.Prashanth Mundkur1-1/+1
2020-09-22Handle empty predecessor or successor RW sets in FENCE as no-ops, as IO concu...Prashanth Mundkur1-2/+4
2020-05-27Fix bug: mtval (and [su]tval) should get vaddr, not paddrScott Johnson1-2/+2
2020-05-27Rename var to distinguish vaddr from paddrScott Johnson1-16/+16
2020-05-27Rename param to distinguish vaddr from paddrScott Johnson1-2/+2
2020-04-01Set mtval to 0 on ebreak. Fixes #44.Prashanth Mundkur1-1/+1
2019-11-05Add a hook to allow extensions to veto xret. This will be used by CHERI exten...xret_extRobert Norton1-11/+14
2019-09-04Merge remote-tracking branch 'origin/master' into vmem_ext.vmem_extRobert Norton1-18/+18
2019-08-20Whitespace fixes to nuke tabs.no_castsPrashanth Mundkur1-6/+6
2019-08-19RISC-V spec, without implicit castsAlasdair Armstrong1-18/+18
2019-08-09Allow accumulation of information during page-table-walk for extensions.Prashanth Mundkur1-4/+4
2019-07-22Make a custom exception code available for extensions, and remove the E_CHERI...Prashanth Mundkur1-8/+8
2019-07-22Merge branch 'master' into vmem_extPrashanth Mundkur1-1/+45
2019-07-19Merge branch 'master-cleanup'Prashanth Mundkur1-1/+1
2019-07-19Add a new pc access function to get the architectural PC: on CHERI this is no...master-cleanupRobert Norton1-1/+1
2019-07-18Make sure everything builds correctlyAlasdair Armstrong1-0/+44
2019-07-18Revert "Support DMB/DSB domains"Alasdair Armstrong1-11/+11
2019-07-18Support DMB/DSB domainsShaked Flur1-11/+11
2019-07-15Allow extensions to types of memory access, and factor out PTE and PTW defini...Prashanth Mundkur1-8/+8
2019-06-24Add PMP checks to physical memory accesses.Prashanth Mundkur1-9/+9
2019-06-24Narrow the external interface to riscv_mem to mem_{read,write,write_ea}.Prashanth Mundkur1-4/+4
2019-05-23Be more careful about matching only instructions that are defined for xlen be...Robert Norton1-5/+6
2019-05-10Rename regbits to regidx, to clarify the type is an index and not the content...Prashanth Mundkur1-15/+15
2019-05-10Use an explicit enum to indicate the retire status as opposed to a boolean to...Prashanth Mundkur1-42/+42
2019-05-10Print canonical assembly for immediate loads/storesJames Clarke1-3/+3
2019-05-03Minor formatting cleanup and remove obsolete comments.Prashanth Mundkur1-2/+0
2019-05-03Fix inconsistency in accessing PC/nextPC, which also clarifies which handlers...Prashanth Mundkur1-4/+4
2019-05-02Push address calculation inside the data_check_addr hook and rename it to dat...rmn30Robert Norton1-6/+8
2019-05-01Add base address register as extra argument to ext_data_check_addr hook to as...Robert Norton1-2/+2
2019-04-24Add extended model from cheri-merge.Prashanth Mundkur1-58/+88
2019-03-14Merge branch 'master' into rmem_interpreterJon French1-49/+103
2019-03-12refactor memory access to use new sail intrinsicsJon French1-11/+11
generated by cgit v1.1 at 2024-07-10 07:23:46 +0000